

BIPOLAR JUNCTION TRANSISTOR

Introduction:

The transistor was invented by Dr. William Shockley & Dr. John Bardeen at Bell laboratory in America in 1951. First time, in 1952 transistor was used in telephone switching circuits. Since, then, it has revolutionized the field of electronics.

The transistor has replaced the bulky vacuum tubes in most of the electronic circuits. The transistor is a basic building block of all modern electronic systems. It is a three terminal device. The output voltage, current or power are controlled by the input current in a transistor. Therefore, it is called a current-controlled device.



BJT stands for Bipolar Junction Transistor because the transistor operation is carried out by two types of charge carriers; majority & minority carriers. A transistor has a very important property that it can raise the strength of an input weak signal. This property is called Amplification. Due to this quality, the transistor is one of the most widely used semiconductor devices.

Applications:

- Transistor is used in control system.
- Transistor is used in satellites & mobile phones.
- In digital computer electronics, the transistor is used as a high speed electronic switch.
- In communication systems, it is widely used as the primary component in the amplifier.

Junction Transistor Construction:

A transistor is a single crystal of silicon (Si) or germanium (Ge). A transistor can be of two types: NPN or PNP. A transistor consists of two pn-junctions. The junctions are formed by sandwiching either p-type or n-type semiconductor layers between a pair of opposite types as shown in fig.



A transistor has three regions. They are emitter, base & collector.

→ Emitter: It is an outer region situated in one side of transistor. The function of emitter is to inject charge carriers (electrons in case of NPN & holes in case of PNP transistors) into base. Since emitter has to supply a large no. of charge carriers, so it is heavily doped. More is the doping more will be the available charge carriers.

→ Base: It is the middle region of the transistor. The base is very thin & lightly doped region. The function of this region is to pass all the charge carriers (electrons or holes) onto the collector.



→ Collector: It is the other outer region situated in the other side of transistor. The doping of collector is between the heavy doping of emitter & light doping of base. The function of collector is to collect charge carriers (electrons or holes). The collector region is physically larger than the emitter region. The reason for this is that the collector has to dissipate more heat. Hence, it is clear that although a BJT has two same type of outer regions, their functions can not be interchanged.

A transistor has two PN-junctions. One junction is formed between the emitter & the base is called emitter-base region or junction. And the junction is formed between base & the collector is called collector-base junction.

Transistor Symbols:

There are two types of transistors known as NPN or PNP. The fig.(1) represents the symbol of NPN transistors. The emitter has an arrowhead. The arrowhead indicates the direction of conventional current flow in a transistor. The arrowhead points from p-region towards the N-region. Therefore, in a NPN transistor the conventional current will flow from base to emitter.

The fig.(2) shows the symbol of PNP transistors. The arrowhead points from p-region towards N-region. Therefore, in a PNP transistor the conventional current will flow from emitter to base.




The PNP Transistor is a complement of the NPN Transistor. Hence, in a NPN Transistor, the majority carriers are free electrons but in PNP Transistor majority carriers are holes. The currents & voltages involved in the action of PNP Transistor are opposite to those of NPN Transistor.

Out of these two types of transistors, the NPN Transistor is mostly used. The reason for this is that of NPN Transistors, the current conduction is mainly by electrons whereas in PNP Transistors the current conduction is mainly by holes. Since electrons are more mobile than holes, the conduction is higher in NPN Transistors than PNP Transistors.

Unbiased Transistor:

When no battery is connected between the different terminals of a Transistor then the Transistor is said to be unbiased state or open circuit state. In this condition, the diffusion of charge carriers across the junction produces two depletion regions. The barrier potential for each of these two depletion layers is 0.7V for Si & 0.3V for Ge. But the three regions have different doping levels, so the depletion width are not the same for two junctions. Since emitter is heavily doped than base & collector, the emitter-base depletion region width is smaller than that of collector-base depletion region width.

(Majority carrier density is $\approx 10^{16} \text{ cm}^{-3}$)



Biasing of a Transistor:

When d.c. voltages are applied across the different terminal of a transistor, then this process is called biasing. Since, there are two junctions in transistors namely emitter-base junction & collector-base junction, each of these two junctions may be forward-biased or reverse-biased. There are four possible ways of biasing these two junctions. These possible ways are called modes of operation of transistor.

Cases	Emitter-Base Junction	Collector-Base Junction	Region of Operation
1	Forward-biased	Reverse-biased	Active
2	Forward-biased	Forward-biased	Saturation
3	Reverse-biased	Reverse-biased	Cut-off
4	Reverse-biased	Forward-biased	Inverted

Case-1 (Active Region):



In this mode, the emitter-base junction is forward-biased & collector-base junction is reverse-biased.

The battery V_{EB} is connected between emitter & base so as to make emitter-base junction forward-biased.

Similarly, battery V_{CB} makes collector-base junction reverse-biased. In this region, transistors used for amplification. In this region, the collector current depends upon the base current.


Case-2 (Saturation Region):

In this region, both the junctions are forward biased. The transistor works in saturation. In this region, the collector current becomes independent of the base current. Therefore, the transistor acts like a closed switch.




Case-3 (Cut-off Region):

In this mode, both the junctions are reverse biased. In this region, the transistor has practically zero current because the emitter does not emit charge carriers into the base & no charge carriers collected by the collector except a few thermally generated minority carriers. The transistor is open in this mode when it is used as an open switch.




Case-4 (Inverted Region):

In this condition, the emitter-base region is reverse-biased & collector-base junction is forward-biased. Since, the doping level of emitter & collector is not same, therefore, the collector can not inject the majority charge carriers into the base. In this region, the action of transistor is poor.



Working of a Transistor:



The emitter-base junction is forward biased by battery V_{BE} & collector-base junction is reverse biased by battery V_{CB} . The forward-biased voltage is small & reverse-biased voltage is quite large. The forward bias on the emitter-base junction pushes a large number of free electrons in the N-type emitter towards the base. This makes the emitter current (I_E). A very few holes also pass from the base region to the emitter region.

This flow of electrons & holes constitute emitter current (I_E). Since, the electron current is useful in the action of transistor, it is made larger & larger than the hole current by doping the base region more lightly than the emitter region. Hence, only a very small portion nearly 0.5% of the emitter current is due to the holes passing from base to emitter.

The direction of conventional current is always taken opposite to the flow of electrons.

After reaching the base region, the electrons tend to combine with holes. But since the base is very thin & lightly doped, only a very few electrons pass on the collector which is positively biased N-region. These electrons collected by the collector to constitute the collector current.

There is one another component of collector current due to thermally generated minority carriers (holes) which pass towards the base. This small current component is called reverse saturation current.


Transistor as an Amplifier:

The fig. shows the common-base NPN transistor. The emitter is input terminal & the collector is output terminal. The weak input signal is applied between emitter-base junction & output is taken across R_L .

In order to get faithful amplification, the transistor is biased to operate in active region. This means that the battery V_{EE} forward-biased the emitter-base junction & the battery V_{CE} reverse-biased the collector-base junction.

Let us consider that an a.c. signal source v_s is connected in the input circuit & load resistance R_L is connected in output circuit. An output voltage v_o is obtained across resistance R_L . When the input signal v_s is superimposed on the d.c. voltage V_{EE} , the emitter-base voltage V_{EB} varies with time. Due to this, the emitter current I_E also varies. We know the collector current is a function of emitter current, therefore similar variations occur in the collector current. This varying current passes through the load (R_L) & so a varying voltage v_o . The output voltage v_o will be greater than the input signal v_s .

* An Amplifier is a circuit which magnifies or increases the amplitude of a signal waveform applied to it. However, it may be noted that only amplitude is changed & shape of waveform remains unchanged.



Module - II


Field Effect Transistor:

The field effect transistor abbreviated as FET is an another semiconductor device like a BJT which can be used as an amplifier or as a switch.

- Like BJT, FET is also a three terminal device, however the principle of operation of FET is completely different from the BJT.
- The name field effect is derived from the fact that the flow of current through the conducting region is controlled by an electric field.

Types of FET:

Based on the construction the FET can be classified in to two type One is Junction Field Effect Transistor (JFET) & another one is Metal oxide semiconductor field effect transistor (MOSFET).



FET is a voltage control device. Beacuz output current is control by varying the input voltage.

FET is a unipolar device beacuz the current conduction is only by majority charge carriers.

The three terminal of FET are named as:-

- (a) Drain (D)
- (b) Source (S)
- (c) Gate (G)

Out of these terminal Gate terminal act as a controlling element.

* Difference between JFET & BJT.

Ans.

JFET

- This is Unipolar (uses only majority carriers).
- Uses only electrons (N-channel) or holes (P-channel).
- Voltage controlled device.
(Input voltage controls output current)
- Very high input impedance (in the range of mega-ohms).
- Lower power consumption.
- Faster switching speed.
- More stable with temperature variations.
- Lower gain compared to BJT.
- Used in high-impedance circuits, amplifiers and RF applications.

BJT


- This is Bipolar (uses both majority & minority carriers).
- Uses both e⁻ & holes.
- Current controlled device.
(Input current controls output current)
- Low to moderate input impedance.
- Higher power consumption.
- Slower than JFET.
- Less stable; can suffer from thermal runaway.
- Higher current gain.
- Used in power amplification, switching and signal processing.

JFET:

Depending upon the majority carrier JFET has been classified into two types such as:-

- (a) N-channel JFET with e^- as majority carriers.
- (b) P-channel JFET with holes (h^+) as a majority charge carriers.

Construction and Symbol of JFET:



It consists of a n-type bar which is made of silicon - ohmic contact (terminal), made at the two ends of the bar are called Source & drain.

Source: This terminal is connected to the negative terminal of the battery. e^- which are the majority carriers in the n-type bar.


Drain: The terminal is connected to the +ve terminal of the battery. The majority carriers (e^-) leave the bar through this terminal.

Gate: Heavily doped p-type Silicon is diffused on both sides of the n-type Silicon bar by which p-n junction are formed. These layers are joined together called as gate.

Channel: The thin region between the two p-type gates is called the channel. Since, the channel is in the n-type bar the FET is known as n-channel JFET.

Operation / Static characteristic of JFET:

n-channel JFET



Case-1

when $V_{GS} = 0$ and $V_{DS} = 0$

When no voltage is applied between drain (D) & Source (S) and Gate (G) & Source (S) the thickness of the depletion region of the p-n junction is reinforced.

Case-2

when $V_{DS} = 0$ and $V_{GS} = \text{negative}$


In this case the p-n Junction are reverse bias and the thickness of the depletion region increases. As V_{GS} is decrease from 0 the reverse bias voltage across the p-n Junction is increased and hence the thickness of the depletion region in the channel until the two depletion region make contact with each other. In this condition the channel is said to be cut-off, the value of V_{GS} which is required to cut-off the channel is called cut-off voltage.

Case-3: When $V_{GS} = 0$ and V_{DS} = positive (increased)


to the Source

Drain is positive with respect with $V_{GS} = 0$. Now, the majority carrier i.e. e^- flow through the channel from Source to drain. Therefore the conventional current I_D flows from drain to source. The magnitude of current will depend upon the many factors. Thus, the channel act as a ~~resistor~~ resistor.


Case-II



Case-III



Characteristics Curve:



As V_{DS} is increased from 0, I_D increase. The region from $V_{DS} = 0V$ to $V_{DS} = V_p$ (Pinch off Voltage) is ohmic region.

When $V_{DS} = V_p$, I_D becomes maximum. When V_{DS} is increased beyond V_p the length of the pinch off region increases. Hence, there is no further increase in I_D current.

At a certain voltage I_D suddenly increases, this effect is due to the avalanche multiplication of e^- caused by breaking of covalent bonds of Si atoms in the depletion region between the Gate (G) and drain (D).

Case-4: When V_{GS} = negative & V_{DS} = Increased

When the gate is maintained at a negative voltage less than the negative cut-off voltage. The reverse voltage across the junction is further increased. Hence for a negative value of V_{GS} , the curve of I_D versus V_{DS} is same as above characteristics.

- * From the Curves it is seen that above the pinch off voltage, at a constant value of V_{DS} , I_D increases with an increase of V_{GS} .
- * Hence a JFET is suitable for use as a voltage amplifier, similar to a transistor amplifier.

Factors/Parameters of JFET:

In a JFET, the drain current (I_D) depends upon the drain source voltage (V_{DS}) and the gate source voltage (V_{GS}). Any of these variables may be kept fixed and the relationship between the other two are determined. These relations are determined by 3 parameters which are defined below:-

(1) Trans Conductance (S_m)

S_m is the slope of the transfer characteristic curve and is defined as

$$\text{S}_m = \left(\frac{\partial I_D}{\partial V_{GS}} \right)_{V_{DS}}$$

$$= \frac{\Delta I_D}{\Delta V_{GS}}$$

S_m is the ratio of a small change in the drain current to the corresponding small change in gate voltage at a constant drain voltage.

→ g_f has the unit of conductance in ~~ohm~~ mho (Ω^{-1}).

(a) Drain Resistance (r_{DQ})

g_f is the reciprocal of the slope of the drain characteristic as defined as :-

$$r_{DQ} = \left(\frac{\partial V_{DS}}{\partial I_D} \right)_{V_{GS}} = \frac{\Delta V_{DS}}{\Delta I_D}$$

g_f is the ratio of small change in drain voltage to the corresponding small change in drain current at a constant gate voltage.

→ g_f has the unit of ohm (Ω).

(b) Amplification factor (M)

g_f is the ratio of a small change in the drain voltage to corresponding small change in gate voltage at a constant drain current.

$$M = - \left(\frac{\partial V_{DS}}{\partial V_{GS}} \right)_{I_D} = - \left(\frac{\Delta V_{DS}}{\Delta V_{GS}} \right)$$

Here the negative sign shows that when the V_{GS} increased V_{DS} decreased for I_D remains constant.

* Relationship among FET parameters:

As I_D depends on V_{DS} & V_{GS} the functional equation can be represented as :-

$$I_D = f(V_{DS}, V_{GS})$$

If the drain chan voltage change by a small amount from V_{DS} to $V_{DS} + \Delta V_{DS}$, the gate voltage change by a small amount from V_{GS} to $V_{GS} + \Delta V_{GS}$ then the corresponding small change in I_D may be obtained by applying

~~Taylor's~~ Taylor's theorem with neglecting higher order terms. Thus the small change in ΔI_D is given by:-

$$\Delta I_D = \left(\frac{\partial I_D}{\partial V_{DS}} \right)_{V_{GS}} \Delta V_{DS} + \left(\frac{\partial I_D}{\partial V_{GS}} \right)_{V_{DS}} \Delta V_{GS}$$

Dividing ΔV_{GS} on both sides:-

$$\frac{\Delta I_D}{\Delta V_{GS}} = \left(\frac{\partial I_D}{\partial V_{DS}} \right)_{V_{GS}} \frac{\Delta V_{DS}}{\Delta V_{GS}} + \left(\frac{\partial I_D}{\partial V_{GS}} \right)_{V_{DS}} \frac{\Delta V_{GS}}{\Delta V_{GS}}$$

$$\Rightarrow \frac{\Delta I_D}{\Delta V_{GS}} = \left(\frac{\partial I_D}{\partial V_{DS}} \right)_{V_{GS}} \frac{\Delta V_{DS}}{\Delta V_{GS}} + \left(\frac{\partial I_D}{\partial V_{GS}} \right)_{V_{DS}}$$

\Rightarrow If I_D is constant then

$$\left(\frac{\partial I_D}{\partial V_{DS}} \right)_{V_{GS}} \frac{\Delta V_{DS}}{\Delta V_{GS}} + \left(\frac{\partial I_D}{\partial V_{GS}} \right)_{V_{DS}} = 0$$

$$\Rightarrow \left(\frac{\partial I_D}{\partial V_{DS}} \right)_{V_{GS}} \cdot \left(\frac{\Delta V_{DS}}{\Delta V_{GS}} \right)_{I_D} + \left(\frac{\partial I_D}{\partial V_{GS}} \right)_{V_{DS}} = 0$$

$$\Rightarrow \frac{1}{nq} \cdot (-R) + g_m = 0$$

$$\Rightarrow g_m - \frac{R}{nq} = 0$$

$$\Rightarrow g_m = \frac{R}{nq}$$

$$\Rightarrow R = g_m \cdot nq$$

The relationship between these three factors is

$$R = g_m \cdot nq$$



Therefore amplification factor (β) is the product of drain resistance (R_d) and trans conductance (g_m).

Prob. When a reverse gate voltage of 12 volt is applied to JFET the gate current is 1 mA. Determine the resistance between gate & source.

Ans: Given; $I_D = 1 \text{ mA} = (1 \times 10^{-3}) \text{ Amp}$

$$V_G = -12 \text{ V}$$

r_{DG} = calculated

$$\text{So, } r_{DG} = \frac{V_G}{I_D}$$

$$= \frac{-12}{10^{-3}}$$

$$= -12 \times 10^3 \Omega$$

(Q) When the reverse gate voltage of JFET changes from 4 to 3.9 the drain current changes from 1.3 to 1.6 mA. Find the value of trans conductance.

Ans: Given, $\Delta V_{GS} = 4 - 3.9 = 0.1 \text{ V}$

$$\Delta I_D = 1.6 - 1.3 = 0.3 \text{ mA}$$

$$\text{So, } g_m = \frac{\Delta I_D}{\Delta V_{GS}}$$

$$= \frac{0.3 \times 10^{-3}}{0.1}$$

$$= 0.003 \text{ S}$$



MOSFET

MOSFET is an important Semiconductor device which is widely used in many applications. Like JFET, MOSFET has three terminals i.e. Gate, Source & Drain. MOSFET is also called IGFET (Insulated Gate Field Effect Transistor) because the Gate of a MOSFET is insulated from the Channel.

→ MOSFET is classified into two types:-

(a) Enhancement MOSFET [E-MOSFET]

(b) Depletion MOSFET [D-MOSFET]

Working Principle:

By applying a transverse electric field across an insulator, Deposited on the Semiconducting material, The resistance of the conducting channel of a semiconducting material can be controlled.

In a D-MOSFET, the Controlling Electric field reduces the number of majority carriers available for conduction whereas on the E-MOSFET application of electric field causes an increase in the no. of majority carrier in the conducting region of a transistor.

E-MOSFET:



DIGITAL ELECTRONICS & CIRCUIT :-

Introduction :

- Digital devices are based on electronic circuitry, which represent two states ON or '1' (high) & OFF or '0' (low) state. Digital circuits are used to store, evaluate & modify digital codes. Integrated circuits have made it possible to design circuits which are capable of handling large quantities of digital encoded data at high speed.
- The digital word means discrete units like the number of fingers, match sticks etc., which can express as a whole no. & Analog means establishing similarities between two quantities. Digital & Analog are used in control systems, instrumentations, communications, computers & industrial automation. Digital methods of operations offer greater speed precision, accuracy & more reliable & effective than Analog methods. Digital methods are also less affected by noise as compared to analog methods. Moreover the information can be easily stored in digital systems.
- Bit : Bit is the basic unit of memory & the two binary digits are '0' & '1'. Any binary number can be represented by a string of these two binary digits.
- Byte : Byte is a string of 8-bits such as 10110111; it is the basic unit of binary information & storage. Most computers process data with a length of 8-bits or some multiple of 8-bits.
- Nibble : Nibble is a string of 4-bits such as 1101, 1010 etc. It is half of byte.
- Word : In digital systems a group of bits which is stored, operated & moved around is called a word. One word consists of 16-bits or two bytes. In which first 8-bits represents upper byte & last 8-bits represents lower byte.
- Digital System : In our ordinary system of numbers called arabic numerals, we have 10 symbols 0, 1, ..., 9. The digital system has a base of 10.

Number systems :

→ Binary System:

Binary numbers have a base or radix of 2 because only two digits '0' & '1' are used. Any decimal number can be represented in the binary system by a string of 0's & 1's.

Decimal to Binary Conversion:

→ Convert 52_{10} to binary

$$\begin{array}{r}
 2 | 52 \\
 2 | 26 \rightarrow 0 \text{ (LSB)} \\
 2 | 13 \rightarrow 0 \\
 2 | 6 \rightarrow 1 \\
 2 | 3 \rightarrow 0 \\
 2 | 1 \rightarrow 1 \\
 0 \rightarrow 1 \text{ (MSB)}
 \end{array}$$

$$\text{So, } (52)_{10} = (110100)_2$$

→ Convert 53.625_{10} to binary

$$\begin{array}{r}
 2 | 53 \\
 2 | 26 \rightarrow 0 \\
 2 | 13 \rightarrow 0 \\
 2 | 6 \rightarrow 1 \\
 2 | 3 \rightarrow 0 \\
 2 | 1 \rightarrow 1 \\
 0 \rightarrow 1
 \end{array}
 \quad
 \begin{array}{r}
 0.625 \times 2 = 1.25 \rightarrow 1 \\
 0.25 \times 2 = 0.50 \rightarrow 0 \\
 0.50 \times 2 = 1.00 \rightarrow 1 \\
 (0.625)_{10} = (0110101)_2
 \end{array}$$

$$(53)_{10} = (110101)_2$$

$$\text{So, } (53.625)_{10} = (110101.011)_2$$

Binary to Decimal Conversion:

→ Convert $(11111001001)_2$ to decimal

$$\begin{aligned}
 (11111001001)_2 &= 1 \times 2^{10} + 1 \times 2^9 + 1 \times 2^8 + 1 \times 2^7 + 1 \times 2^6 + 0 \times 2^5 + 0 \times 2^4 + \\
 &\quad 1 \times 2^3 + 0 \times 2^2 + 0 \times 2^1 + 1 \times 2^0 \\
 &= 1993
 \end{aligned}$$

→ Convert $(11.0111)_2$ to decimal

$$\begin{aligned}
 (11.0111)_2 &= 1 \times 2^1 + 1 \times 2^0 + 0 \times 2^{-1} + 1 \times 2^{-2} + 1 \times 2^{-3} + 1 \times 2^{-4} \\
 &= 2 + 1 + 0 + \frac{1}{4} + \frac{1}{8} + \frac{1}{16} = 3\frac{7}{16}
 \end{aligned}$$

Decimal to Octal Conversion:

→ Convert $(378)_{10}$ to Octal.

$$\begin{array}{r} 8 \mid 378 \\ 8 \mid 47 \quad \rightarrow 2 \\ 8 \mid 5 \quad \rightarrow 3 \uparrow \\ 0 \end{array}$$

$$\text{So, } (378)_{10} = (532)_8$$

→ Convert $(444.456)_{10}$ to Octal

$$\begin{array}{r} 8 \mid 444 \\ 8 \mid 55 \quad \rightarrow 4 \\ 8 \mid 6 \quad \rightarrow 7 \uparrow \\ 0 \end{array}$$

$$(444)_{10} = (674)_8$$

$$\begin{aligned} 0.456 \times 8 &= 3.648 \rightarrow 3 \\ 0.648 \times 8 &= 5.184 \rightarrow 5 \\ 0.184 \times 8 &= 1.472 \rightarrow 1 \end{aligned}$$

$$(0.456)_{10} = (351)_8$$

$$\text{So, } (444.456)_{10} = (674.351)_8$$

Octal to Decimal Conversion:

→ Convert $(237)_8$ to Decimal

$$\begin{aligned} (237)_8 &= 2 \times 8^2 + 3 \times 8^1 + 7 \times 8^0 \\ &= (159)_{10} \end{aligned}$$

→ Convert $(120.358)_8$ to decimal

$$\begin{aligned} (120.358)_8 &= 1 \times 8^2 + 2 \times 8^1 + 0 \times 8^0 + 3 \times 8^{-1} + 5 \times 8^{-2} + 8 \times 8^{-3} \\ &= 80 + \frac{3}{8} + \frac{5}{64} + \frac{8}{512} \end{aligned}$$

$$(120.358)_8 = 80 + \frac{3}{8} + \frac{5}{64} + \frac{8}{512} = (120.4375)_{10}$$

Octal to Binary conversion:

→ Convert $(376)_8$ to binary

$$\begin{aligned} (376)_8 &= 3 \quad 7 \quad 6 \\ &= 011 \quad 111 \quad 110 \\ &= (01111110)_2 \end{aligned}$$

Binary to octal conversion:

→ Convert $(10011010101)_2$ to octal

$$(10011010101)_2 = \underbrace{010}_2 \underbrace{011}_3 \underbrace{010}_2 \underbrace{101}_5 = (2325)_8$$

Hexadecimal to Decimal conversion:

→ Convert $A3B_{16}$ to decimal.

$$\begin{aligned}(A3B)_{16} &= A \times 16^2 + 3 \times 16^1 + B \times 16^0 \\ &= 10 \times 16^2 + 3 \times 16^1 + 11 \times 16^0 \\ &= (2619)_{10}\end{aligned}$$

Decimal to Hexadecimal conversion:

→ Convert $(235)_{10}$ to hexadecimal

$$\begin{array}{r} 16 \mid 235 \\ 16 \mid 14 \\ 0 \end{array} \rightarrow \begin{array}{l} 11 \rightarrow B \\ 14 \rightarrow E \end{array}$$
$$(235)_{10} = (BE)_{16}$$

Hexadecimal to Binary conversion:

→ Convert $(2D5)_{16}$ to binary

$$\begin{array}{r} 2 \mid 2D5 \\ 2 \mid D \\ 5 \end{array} \rightarrow \begin{array}{ccc} 0010 & 1101 & 0101 \end{array}$$
$$(2D5)_{16} = (001011010101)_2$$

Binary to Hexadecimal conversion:

→ Convert $(1110110101)_2$ to hexadecimal

$$(1110110101)_2 = \underbrace{0}_{7} \underbrace{110}_{8} \underbrace{1010}_{5} = (7B5)_{16}$$

Hexadecimal to Octal conversion:

→ Convert $(47)_{16}$ to octal

$$\begin{array}{r} 4 \quad 7 \\ 0100 \quad 0111 \end{array} \rightarrow \begin{array}{c} 001000111 \\ \downarrow \quad 0 \quad \downarrow \end{array}$$
$$(47)_{16} = (107)_8$$

Octal to Hexadecimal conversion:

→ Convert $(32)_8$ to hexadecimal

$$(32)_8 = 3 \quad 2 \quad 010 \quad 1010 = \underbrace{0001}_{1} \underbrace{1010}_{A} = (1A)_{16}$$

Arithmetic Operation:

Binary Arithmetic:

<u>Addition</u>	<u>Subtraction</u>	<u>Multiplication</u>	<u>Division</u>
$0+0=0$	$0-0=0$	$0\times 0=0$	$0/1=0$
$0+1=1$	$1-0=1$	$0\times 1=0$	$1/1=1$
$1+0=1$	$1-1=0$	$1\times 0=0$	$0/0=\text{Not allowed}$
$1+1=10$	$10-1=1$	$1\times 1=1$	$1/0=\text{Not allowed}$

Binary Addition:

- Two binary numbers can be added in the same way as two decimal numbers are added. The addition is carried out from least significant bits & proceeds upto most significant bits.

Decimal	Binary
15	01100
$+ 10$	$\begin{array}{r} 1 \\ + 1010 \\ \hline \end{array}$
25	11001

Binary Subtraction:

- The subtraction is carried out from LSB to MSB. When '1' is subtracted from '0' a '1' is borrowed from higher significant bit.

Decimal	Binary
9	$\begin{array}{r} 1001 \\ - 011 \\ \hline 0010 \end{array}$
$- \frac{7}{2}$	

Binary Multiplication:

- The LSB of the multiplier is taken. If the multiplier bit is '1', the multiplicand is copied as such & if the multiplier bit is '0', the '0' is placed in all bit positions.
- The next higher significant bit is taken & the product is written with a shift to the left.
- Step-2 is repeated for all other higher significant bits & each time a left shift is given.

$$\begin{array}{r}
 101 \\
 \times 110 \\
 \hline
 101 \\
 000 \\
 101 \\
 \hline
 11110
 \end{array}$$

Binary Division :

→ Division in binary follows the same procedure as division in decimal. Division by 0 is meaningless.

$$11001 \div 101$$

$$\begin{array}{r} 101 \\ 101 \mid 11001 \\ \underline{101} \\ 0101 \\ \underline{101} \\ 0000 \end{array}$$

1's & 2's Complements :

1's complement:

→ In 1's complement, all 0's are converted to 1's & all 1's are converted to 0's.

$$11001 \xrightarrow{\text{1's}} 00110$$

2's complement:

→ First determine the 1's complement of given number & then add 1 with LSB.

$$\begin{array}{r} 11001 \xrightarrow{\text{1's}} 00110 \\ + 1 \\ \hline 00111 \quad (\text{2's complement}) \end{array}$$

1's complement subtraction:

→ Subtraction of binary numbers using 1's complement method allows subtraction only by addition. To subtract a small number from a larger number,

- Determine 1's complement of small no.
- Add this to larger no.
- Remove the carry & add it to the result.

→ Subtract $(1010)_2$ from $(1111)_2$ using 1's complement.

$$\begin{array}{r} - 1010 \\ \hline 0101 \end{array}$$

$$\begin{array}{r} 1's \text{ complement} \quad + 0101 \\ \hline \text{Carry} \leftarrow 0100 \\ \hline 0111 \\ + 0000 \\ \hline 0101 \\ \hline 0101 \end{array}$$

- To subtract a larger number from a smaller number,
- Determine 1's complement of larger no.
 - Add this to smaller no.
 - The answer is the 1's complement of true result & is opposite in sign. There is no carry.

→ Subtract $(1010)_2$ from $(1000)_2$ using 1's complement.

$$\begin{array}{r}
 1000 \\
 -1010 \\
 \hline
 -0010
 \end{array}
 \quad \text{1's complement} \quad
 \begin{array}{r}
 1000 \\
 +0101 \\
 \hline
 1101 \xrightarrow{\text{1's}} 0010
 \end{array}$$

2's complement subtraction:

→ To subtract a smaller number from a larger number,

- Determine 2's complement of smaller number.
- Add to the larger no.
- Discard the carry.

→ Subtract $(1010)_2$ from $(1111)_2$ using 2's complement.

$$\begin{array}{r}
 1111 \\
 -1010 \\
 \hline
 0101
 \end{array}
 \quad \text{2's complement} \quad
 \begin{array}{r}
 1111 \\
 +0110 \\
 \hline
 0101 \xrightarrow{\text{carry}} 1010
 \end{array}
 \quad \left[\because 1010 \xrightarrow{\text{1's}} 0101 \right]$$

→ To subtract a larger number from a smaller number,

- Determine 2's complement of larger no.
- Add 2's complement to smaller no.
- There is no carry. The result is in 2's complement form & is negative.
- To get an answer in true form, take the 2's complement & change the sign.

Subtract $(1010)_2$ from $(1000)_2$ using 2's complement

$$\begin{array}{r}
 1000 \\
 -1010 \\
 \hline
 0010
 \end{array}
 \quad \text{2's compl.} \quad
 \begin{array}{r}
 1000 \\
 +0110 \\
 \hline
 1110
 \end{array}
 \quad \left[\because 1010 \xrightarrow{\text{1's}} 0101 \right]$$

Signed Binary Numbers Representation:

- Binary numbers are represented with a separate, sign bit along with magnitude.
- For example, in an 8-bit number, the MSB is the sign bit & remaining 7-bits correspond to magnitude. The magnitude part contains true binary no. for positive no., while 2's complement form of the number for negative no.

$$+13 = \underline{0} \underline{0001101}$$

Sign bit Magnitude

$$-46 = \underline{1} \underline{010110}$$

Sign bit Magnitude

Addition in 2's complement system:

- When both nos are positive:

$$+29 \quad & \quad +19$$

$$\begin{array}{r} +29 \\ +19 \\ \hline \end{array}$$

$$\begin{array}{r} +19 \\ +18 \\ \hline \end{array}$$

- Positive addend & negative addend no.

$$+39 \quad & \quad -22$$

$$\begin{array}{r} +39 \\ -22 \\ \hline \end{array}$$

$$\begin{array}{r} +39 \\ -22 \\ \hline \end{array}$$

$$\begin{array}{r} +39 \\ -22 \\ \hline \end{array}$$

First, find $+22$ (00010110) must be converted to 2's complement

$$-22 \quad (11101010)$$

- Positive addend & negative added no.

$$-47 \quad & \quad +29$$

$$\begin{array}{r} -47 \\ +29 \\ \hline \end{array}$$

$$\begin{array}{r} -47 \\ +29 \\ \hline \end{array}$$

$$\begin{array}{r} -47 \\ -18 \\ \hline \end{array}$$

First, find $+47$ (00101111) must be converted to 2's complement -47 (11010001). The result is 2's complement of 18.

→ when both nos are negative.

-32 & -44

$$\begin{array}{r} -32 \\ -44 \\ \hline -76 \end{array} \quad \begin{array}{r} 11100000 \\ +11010100 \\ \hline ①10110100 \end{array}$$

(-76)
omit carry

→ First find $+32(00100000)$ must be converted to 2's complement
 $-32(11100000)$ & $+44(00101100)$ must be converted to
2's comp. $-44(11010100)$. The result is 2's complement of
76.

Subtraction in 2's complement system:

→ When both nos are positive.

$+19$ is to subtracted from $+28$.

$$+28 \rightarrow 00011100$$

$$+19 \rightarrow 00010011$$

First find $+19$ to a 2's complement, $-19(11101101)$.

Now add $+28$ & -19

$$\begin{array}{r} +28 \\ -19 \\ \hline +09 \end{array} \quad \begin{array}{r} 00011100 \\ +11011011 \\ \hline ①00001001 \end{array}$$

omit carry

→ Positive number of minuend & negative no. of subtrahend.

-21 is to subtracted from $+39$

$$+39 \rightarrow 00100111$$

$$-21 \rightarrow 11101011$$

first, find -21 to a 2's complement, $+21(00010101)$.

Now, add $+39$ & $+21$

$$\begin{array}{r} +39 \\ +21 \\ \hline +60 \end{array} \quad \begin{array}{r} 00100111 \\ +00010101 \\ \hline 00111100 \end{array}$$

→ Positive number subtracted & negative no. of minuend.

+19 is to be subtracted from -43.

$$-43 \rightarrow 11010101$$

$$+19 \rightarrow 00010011$$

First, find -43 to a 2's complement, +43 (00101011).

Now, add +43 & +19

$$+43 \rightarrow 00101011$$

$$+19 \rightarrow 00010011$$

$$+62 \rightarrow 00111110$$

→ Both the numbers are negative.

-33 is to be subtracted from -57.

$$-57 \rightarrow 11000111$$

$$-33 \rightarrow 11011111$$

First, find -33 to a 2's complement, +33 (00100001).

Now, add -57 & +33.

$$-57 \rightarrow 11000111$$

$$+33 \rightarrow 00100001$$

$$-24 \rightarrow 11100000$$

∴ The result is 2's complement of 24.

Comparison between 1's & 2's complements:

- The 1's complement can be easily obtained using an inverter. The 2's complement has to be arrived at by first obtaining the 1's complement & then add one (1) to it.
- The advantages in 2's complement is that only one arithmetic operation is required, the 1's complement requires two operations.
- While the 1's complement is often used in logical manipulations for inversion operation, the 2's complement is used only for arithmetic applications.

9's & 10's Complement:

9's complement:

- The 9's complement of a decimal no. can be found by subtracting each digit in the number from 9.
- Find 9's complement of 469 & 4397.

$$\begin{array}{r} 9 \ 9 \ 9 \\ - 4 \ 6 \ 9 \\ \hline 5 \ 3 \ 0 \end{array}$$

$$\begin{array}{r} 9 \ 9 \ 9 \ 9 \\ - 4 \ 3 \ 9 \ 7 \\ \hline 5 \ 6 \ 0 \ 2 \end{array}$$

9's complement subtraction:

- Subtraction of a smaller number from a larger number, the 9's complement system is done by the addition of 9's complement of subtrahend to the minuend & if carry is there then it add with result.
- Subtraction of a larger number from a smaller number, the 9's complement of subtrahend is add with minuend & as there is no carry so the result is negative in the 9's complement form.
- Subtraction by using 9's complement;

$$39 - 23 \text{ & } 49 - 84$$

$$\begin{array}{r} 39 \\ - 23 \\ \hline 16 \end{array} \quad \begin{array}{r} 39 \\ + 76 \\ \hline 115 \end{array}$$

$$\begin{array}{r} 49 \\ - 84 \\ \hline - 35 \end{array} \quad \begin{array}{r} 49 \\ + 15 \\ \hline 64 \end{array}$$

As in result, there is no carry, find 9's complement of 64 & the result is in -ve form.

$$99 - 64 = -35$$

10's Complement:

- The 10's complement of a decimal no. is equal to its 9's complement then add 1.
- Find 10's complement of 46 & 739.

$$\begin{array}{r} 99 \\ - 46 \\ \hline \end{array}$$

$$\begin{array}{r} 53 \\ + 1 \\ \hline \end{array}$$

→ 9's complement of 46

$$\begin{array}{r} 999 \\ - 739 \\ \hline \end{array}$$

$$\begin{array}{r} 260 \\ + 1 \\ \hline \end{array}$$

→ 9's complement of 739

$$\begin{array}{r} 999 \\ - 739 \\ \hline 261 \end{array}$$

→ 10's complement of 739

10's complement subtraction:

- In the 10's complement subtraction, the minuend is added with 10's complement of subtrahend & carry is dropped.
- Subtraction by using 10's complement;

$$69 - 32 \rightarrow 347 - 265$$

$$\begin{array}{r} 69 \\ - 32 \\ \hline 37 \end{array}$$

→ 10's compl

→ + 68

$$\begin{array}{r} 99 \\ - 32 \\ \hline 67 \end{array}$$

↑ 37
Omit carry

$$\begin{array}{r} 347 \\ - 265 \\ \hline 82 \end{array}$$

→ 10's complement

→ + 735

$$- 265$$

$$734$$

$$+ 1$$

$$735$$

-: BOOLEAN ALGEBRA :-

→ A collection B containing at least two elements 0 & 1 together with binary operations ' $+$ ' & ' \cdot ' & one unary operation ' $'$ ' (complement) on the set B & satisfying following four properties for any elements a, b, c of B is called a Boolean Algebra.

(i) $a+b = b+a$ & $a \cdot b = b \cdot a$

(ii) $a+1 = a$, $a \cdot 1 = a$ & $a+0 = a$, $a \cdot 0 = 0$

(iii) $a \cdot (b+c) = a \cdot b + a \cdot c$ & $a+(b+c) = (a+b) \cdot (a+c)$

(iv) For each a , there exists a' (prime) called complement of a , such that $a+a' = 1$ & $a \cdot a' = 0$.

Boolean Logic Operations:

→ A Boolean function is an algebraic expression formed using binary constants, binary variables & basic logical operation symbols.

Basic logical operation includes the AND function (logical multiplication), OR function (logical addition) & NOT function (logical complementation).

Logical AND Operation:

→ The logical AND operation of two Boolean variables A & B is given by, $y = A \cdot B$

Inputs		Output
<u>A</u>	<u>B</u>	<u>$y = A \cdot B$</u>
0	0	0
0	1	0
1	0	0
1	1	1

Logical OR Operation:

→ The logical OR operation of two variables A & B is given by, $y = A+B$.

Inputs		Output
<u>A</u>	<u>B</u>	<u>$y = A+B$</u>
0	0	0
0	1	1
1	0	1
1	1	1

→ Logical Complementation:

→ The logical inverse operation converts the logical '1' to logical '0' & vice versa. This method is also called NOT operation.

Properties of Boolean Algebra:

→ Commutative Property:

Boolean addition is commutative given by,

$$A+B = B+A$$

Boolean algebra is also commutative over multiplication is given by,

$$A \cdot B = B \cdot A$$

→ Associative Property:

The associative property of addition is given by,

$$A+(B+C) = (A+B)+C$$

The associative law of multiplication is given by

$$A \cdot (B \cdot C) = (A \cdot B) \cdot C$$

→ Distributive Property:

The Boolean addition is distributive over Boolean multiplication is given by

$$A+BC = (A+B)(A+C)$$

$$\begin{aligned} \text{Proof, } A+BC &= A \cdot 1 + BC \\ &= A(1+B) + BC \quad (\because 1+x=1) \\ &= A \cdot 1 + AB + BC \\ &= A(1+C) + AB + BC \\ &= A \cdot 1 + Ac + AB + BC \quad (\text{neglect } BC) \\ &= A \cdot A + Ac + AB + BC \quad (\because x \cdot x=x) \\ &= A(A+C) + B(A+C) \\ &= (A+B)(A+C) \end{aligned}$$

The Boolean multiplication is also distributive over Boolean addition is given by,

$$A(B+C) = A \cdot B + A \cdot C$$

→ Absorption Law :

$$(i) A + AB = A$$

$$\begin{aligned} \text{Proof, } A + AB &= A \cdot 1 + AB \\ &= A(1+B) \quad (\because 1+x=1) \\ &= A \cdot 1 = A \end{aligned}$$

$$(ii) A \cdot (A+B) = A$$

$$\begin{aligned} \text{Proof, } A \cdot (A+B) &= A \cdot A + A \cdot B \\ &= A + AB \\ &= A(1+B) = A \end{aligned}$$

$$(iii) A + \bar{A}B = A+B$$

$$\begin{aligned} \text{Proof, } A + \bar{A}B &= (A+\bar{A})(A+B) \quad (\because A+B = (A+B)(A+C)) \\ &= 1 \cdot (A+B) \\ &= A+B \end{aligned}$$

$$(iv) A(\bar{A}+B) = AB$$

$$\begin{aligned} \text{Proof, } A(\bar{A}+B) &= A \cdot \bar{A} + A \cdot B \\ &= AB \quad (\because A \cdot \bar{A} = 0) \end{aligned}$$

→ Consensus Law :

$$(i) AB + \bar{A}C + BC = AB + \bar{A}C$$

$$\begin{aligned} \text{Proof, } AB + \bar{A}C + BC &= AB + \bar{A}C + BC \cdot 1 \\ &= AB + \bar{A}C + BC(A+\bar{A}) \\ &= AB + \bar{A}C + ABC + \bar{A}BC \\ &= AB(1+C) + \bar{A}C(1+B) \\ &= AB + \bar{A}C \end{aligned}$$

$$(ii) (A+B)(\bar{A}+C)(B+C) = (A+B)(\bar{A}+C)$$

$$\begin{aligned} \text{Proof, } (A+B)(\bar{A}+C)(B+C) &= (A+B)(\bar{A}+C)(B+C+0) \\ &= (A+B)(\bar{A}+C)(B+C+A \cdot \bar{A}) \\ &= (A+B)(\bar{A}+C)(A+B+C)(\bar{A}+B+C) \\ &= (A+B)(A+B+C)(\bar{A}+C)(\bar{A}+B+C) \\ &= (A+B)(\bar{A}+C) \quad (\because A(A+B) = A) \end{aligned}$$

Other laws are,

$$\bar{\bar{A}} = \bar{A} \quad \& \quad \bar{\bar{A}} = A$$

De Morgan's Theorem :

→ The first theorem states that, the complement of a product is equal to the sum of the complements. Then,

$$\overline{A \cdot B} = \overline{A} + \overline{B}$$

→ The second theorem states that, the complement of a sum is equal to the product of the complements. Then,

$$\overline{A+B} = \overline{A} \cdot \overline{B}$$

Simplification of Boolean Expressions Using Algebraic Method :

1. Prove, $AB + BC + \overline{B}C = AB + C$

$$L.H.S = AB + BC + \overline{B}C$$

$$= AB + C(B + \overline{B})$$

$$= AB + C \cdot 1$$

$$= AB + C = R.H.S$$

2. Simplify, $\overline{AB} + AB + \overline{A} \cdot \overline{B}$

$$\overline{AB} + AB + \overline{A} \cdot \overline{B} = B(A + \overline{A}) + \overline{A}\overline{B}$$

$$= B \cdot 1 + \overline{A}\overline{B}$$

$$= B + \overline{A}\overline{B}$$

$$= \overline{A} + B \quad (\because A + \overline{A} \cdot B = A + B)$$

3. Simplify, $A + A\overline{B} + \overline{A} \cdot B$

$$A + A\overline{B} + \overline{A}B = A(1 + \overline{B}) + \overline{A}B$$

$$= A \cdot 1 + \overline{A}B$$

$$= A + B$$

4. Simplify, $AB + \overline{AC} + A\overline{B}C (AB + C)$.

$$AB + \overline{AC} + A\overline{B}C (AB + C) = AB + \overline{AC} + A\overline{B}C \cdot AB + A\overline{B}C \cdot C$$

$$= AB + \overline{AC} + A\overline{B}C \quad (\because B \cdot \overline{B} = 0 \text{ & } C \cdot C = C)$$

$$= AB + \overline{A} + \overline{C} + A\overline{B}C$$

$$= A(C + \overline{B}C) + \overline{A} + \overline{C}$$

$$= A(C + B) + \overline{A} + \overline{C}$$

$$= AB + AC + \overline{A} + \overline{C}$$

$$= \overline{A} + AB + \overline{C} + AC$$

$$= \overline{A} + B + \overline{C} + A$$

$$= B + \overline{C} + 1 = 1 \quad (\because A + \overline{A} = 1)$$

5. Simplify $Y = \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + A\bar{B}\bar{C} + AB\bar{C}$

$$\begin{aligned} Y &= \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + A\bar{B}\bar{C} + AB\bar{C} \\ &= \bar{A}\bar{C}(\bar{B}+B) + A\bar{C}(B+\bar{B}) \\ &= \bar{A}\bar{C} + A\bar{C} \\ &= \bar{C}(A+\bar{A}) \\ &= \bar{C} \cdot 1 = \bar{C} \end{aligned}$$

6. Simplify $Y = \overline{(AB+\bar{C})(\bar{A}+\bar{B}+C)}$

$$\begin{aligned} Y &= \overline{(AB+\bar{C})(\bar{A}+\bar{B}+C)} \\ &= \overline{(AB+\bar{C})(\bar{A} \cdot \bar{B} + C)} \\ &= \overline{(AB + \bar{A}\bar{B} + ABC + \bar{A}\bar{B}\bar{C} + C \cdot \bar{C})} \\ &= \overline{0 + ABC + \bar{A}\bar{B}\bar{C} + 0} \\ &= \overline{ABC + \bar{A}\bar{B}\bar{C}} \\ &= (\bar{A}+\bar{B}+\bar{C})(\bar{A}+\bar{B}+\bar{C}) \\ &= (\bar{A}+\bar{B}+\bar{C})(A+B+C) \end{aligned}$$

7. Simplify $Y = \bar{A}\bar{C}(\bar{A}\bar{B}\bar{D}) + \bar{A}B\bar{C}\bar{D} + A\bar{B}\bar{C}$

$$\begin{aligned} Y &= \bar{A}\bar{C}(\bar{A}\bar{B}\bar{D}) + \bar{A}B\bar{C}\bar{D} + A\bar{B}\bar{C} \\ &= \bar{A}\bar{C}(A+\bar{B}+\bar{D}) + \bar{A}B\bar{C}\bar{D} + A\bar{B}\bar{C} \\ &= \bar{A}\bar{A}\bar{C} + \bar{A}\bar{B}\bar{C} + \bar{A}\bar{C}\bar{D} + \bar{A}B\bar{C}\bar{D} + A\bar{B}\bar{C} \\ &= \bar{A}\bar{B}\bar{C} + \bar{A}\bar{C}\bar{D} + \bar{A}B\bar{C}\bar{D} + A\bar{B}\bar{C} \quad (\because A \cdot \bar{A} = 0) \\ &= \bar{B}\bar{C}(\bar{A}+A) + \bar{A}\bar{D}(C+B\bar{C}) \\ &= \bar{B}\bar{C} + \bar{A}\bar{D}(B+C) \quad (\because A+\bar{A}=1 \text{ & } A+\bar{A}B=A+B) \end{aligned}$$

8. Simplify $Y = \bar{A}B + ABD + A\bar{B}C\bar{D} + BC$

$$\begin{aligned} Y &= \bar{A}B + ABD + A\bar{B}C\bar{D} + BC \\ &= B(\bar{A}+AD) + C(B+A\bar{B}\bar{D}) \\ &= B(\bar{A}+D) + C(B+A\bar{D}) \\ &= \bar{A}B + BD + BC + AC\bar{D} \\ &= \bar{A}B + BD + BC(C+A\bar{A}) + AC\bar{D} \quad (\because A+\bar{A}=1) \\ &= \bar{A}B + BD + ABC + \bar{A}BC + AC\bar{D} \\ &= \bar{A}B(1+C) + BD + ABC + AC\bar{D} \\ &= \bar{A}B + BD + ABC + AC\bar{D} \end{aligned}$$

9. Prove that, $BCD + A\bar{C}\bar{D} + ABD = BCD + A\bar{C}\bar{D} + AB\bar{E}$

$$\begin{aligned}
 \text{L.H.S.} &= BCD + A\bar{C}\bar{D} + ABD \\
 &= BCD + A\bar{C}\bar{D} + AB(C\bar{E} + \bar{C}) \\
 &= BCD + A\bar{C}\bar{D} + ABC\bar{E} + AB\bar{C} \\
 &= BCD(1+A) + A\bar{C}(\bar{D} + DB) \\
 &= BCD + A\bar{C}(\bar{D} + B) \quad (\because A + \bar{A}B = A + B) \\
 &= BCD + A\bar{C}\bar{D} + AB\bar{E} = \text{R.H.S.}
 \end{aligned}$$

10. Prove $(A+B)(\bar{A}\bar{C}+C)(\bar{B}+\bar{A}C) = \bar{AB}$

$$\begin{aligned}
 \text{L.H.S.} &= (A+B)(\bar{A}\bar{C}+C)(\bar{B}+\bar{A}C) \\
 &= (A+B)(\bar{A}\bar{C}+C)(\bar{B}, \bar{A}C) \\
 &= (A+B)(\bar{A}\bar{C}+C)(B, \bar{A}C) \\
 &= (A \cdot \bar{A}C + AC + \bar{A}B\bar{C} + BC) (B(\bar{A} + \bar{C})) \quad (\because \bar{A}B = \bar{A} + \bar{B}) \\
 &= (AC + \bar{A}B\bar{C} + BC)(\bar{A}B + \bar{B}\bar{C}) \\
 &= AC \cdot \bar{A}B + AC \cdot \bar{B}\bar{C} + \bar{A}B\bar{C} \cdot \bar{A}B + \bar{A}B\bar{C} \cdot \bar{B}\bar{C} + BC \cdot \bar{A}B + BC \cdot \bar{B}\bar{C} \\
 &= \bar{A}B\bar{C} + \bar{A}B\bar{C} + \bar{A}B\bar{C} \quad (\because A \cdot \bar{A} = 0, B \cdot B = B) \\
 &= \bar{A}B(\bar{C} + \bar{C} + C) \\
 &= \bar{A}B(C + \bar{C}) = \bar{A}B = \text{R.H.S.}
 \end{aligned}$$

Logic Gates :


- A logic gate is an electronic circuit which makes logical decisions. To arrive at these decisions, the most common logic gates used are OR, AND, NOT, NAND and NOR gates. The NAND and NOR gates are called as the Universal gates. The exclusive-OR gate is another logic gate which can be constructed using basic gates such as AND, OR and NOT gates.
- Logic gates have two or more inputs and only one output except for the NOT gate, which has only one input. The output signal appears only for certain combinations of the input signals.
- Each gate has a distinct logic symbol and its operation can be described by means of an algebraic function. The relationship between i/p & o/p variable of each gate can be represented in a tabular form called Truth Table.

→ NOT Gate :

- It performs a basic logic function called inversion or complementation.
- The purpose of inverters is to change one logic level to opposite level.
- The gate has only one input and one output.

Truth Table

<u>Input</u>	<u>Output</u>
A	\bar{A}
0	1




→ AND Gate :

- It performs logic multiplication, known as "AND" function.
- It may have two or more no. of inputs. But one output.

Truth Table

<u>Input</u>	<u>Output</u>
A B	$Y = A \cdot B$
0 0	0
0 1	0
1 0	0
1 1	1




Here, output will be "High" if all inputs are "High" otherwise "Low".

→ OR Gate :

- It performs logic addition, known as "OR" function.
- It may have two or more no. of inputs. But one output.

Truth Table

<u>Input</u>	<u>Output</u>
A B	$Y = A + B$
0 0	0
0 1	1
1 0	1
1 1	1



- The output is "High" if any of input is "High" otherwise "Low".

→ NAND Gate:

- The term NAND is a contraction of NOT-AND & implies an AND function with complemented output.
- Hence output is "Low" when all inputs are "High" otherwise "High".
- It has minimum two inputs.

Truth Table

<u>Input</u>	<u>Output</u>
--------------	---------------



A B	$Y = \overline{AB}$
--------	---------------------

0 0	1
--------	---

0 1	1
--------	---

1 0	1
--------	---

1 1	0
--------	---



→ NOR Gate:

- The term NOR is a contraction of NOT-OR & implies an OR function with complemented output.
- Hence output is "High" when both inputs are "Low" otherwise "Low".
- It has minimum two inputs.

Truth Table

<u>Input</u>	<u>Output</u>
--------------	---------------



A B	$Y = \overline{A+B}$
--------	----------------------

0 0	1
--------	---

0 1	0
--------	---

1 0	0
--------	---

1 1	0
--------	---




→ Exclusive-OR (X-OR) Gate:

- This gate produce the output, "High" when inputs have odd no. of 1's.
- It has minimum two inputs.
- Hence the expression for output is,


$$Y = A \oplus B$$

$$= \overline{AB} + A\overline{B}$$



Truth Table

<u>Input</u>	<u>Output</u>
A B	$Y = A \oplus B$
0 0	0
0 1	1
1 0	1
1 1	0




- This is known as even parity-checker in equality comparators or detectors.

→ exclusive-NOR (X-NOR) Gate:


- It is the complement of XOR gate.
- Its output is "High" when number of 1's in the inputs is odd.
- It has minimum two inputs.
- Hence the expression for output is,

$$\begin{aligned} Y &= \overline{A \oplus B} \\ &= \overline{AB} + \overline{A}\overline{B} \\ &= AB + \overline{A}\overline{B} \end{aligned}$$



Truth Table

<u>Input</u>	<u>Output</u>
A B	$Y = A \odot B$
0 0	1
0 1	0
1 0	0
1 1	1



- It is also known as odd parity checker circuit.

FEED BACK . AMPLIFIER


The process of injecting a fraction of input energy of some provided back to the input is known as feed back.
hence are two types of feed back;

i) +ve feed back (phase shift $\phi = 360^\circ$)

ii) -ve feed back (phase shift $\phi = 180^\circ$)

+ve feed back :-


when the feed back energy (voltage & current) is in phase with the input, it is called as +ve feed back. In this case, both amplifier and feed back n/w having phase shift 180° . so that the total phase shift is 360° .




$$\therefore v_f = v_{in}$$

-ve feed back :-

when the feed back energy (voltage & current) is out of phase with the input is called -ve feed back. In this case, the amplifier having the phase shift 180° & the feedback n/w is so design to produce o° phase shift ($\phi = 0^\circ$).



General structure of Feed back Circuit :-



In the figure the amplifier having the gain 'A'

A = gain without feedback.

$$A = \frac{v_o}{v_i}$$

$$\beta = \text{feed back fraction} = \frac{v_f}{v_o}$$

The input signal applied to the amplifier is

$$v_i = v_s \pm v_f$$

$$\Rightarrow v_i = v_s \pm \beta v_o$$

$$\Rightarrow v_s = v_i \pm \beta v_o$$

Now the gain with feed back (A_f) is given by,

$$\begin{aligned} A_f &= \frac{v_o}{v_s} \\ &= \frac{v_o}{v_i \mp \beta v_o} \\ &= \frac{v_o/v_i}{1 \mp \beta v_o/v_i} \end{aligned}$$

$$\Rightarrow A_f = \boxed{\frac{A}{1 \mp A\beta}}$$

For +ve feed back,

$$A_f = \frac{A}{1 - A\beta}$$

For -ve feed back,

$$A_f = \frac{A}{1 + A\beta}$$

Problem :

1) The voltage gain of an amplifier without feed back is 300. calculate the voltage gain of the amplifier if -ve voltage feedback is introduced in the circuit. Feed back fraction $\beta = 0.01$, $A = 300$.

$$\Rightarrow A_f = ?$$

we know -ve feed back ;

$$A_f = \frac{A}{1 + A\beta}$$

given data ,

$$A = 300$$

$$\beta = 0.01$$

$$A_f = \frac{300}{1 + 300 \times 0.01}$$

=

2) The overall gain of multistage amplifier is 140 when -ve voltage feed back is applied the gain is reduces to 17.5. Find the fraction of the output i.e. feed back to the input.

$$\Rightarrow \beta = ?$$

we know -ve feed back ;

$$A_f = \frac{A}{1 + A\beta}$$

given data ,

$$A = 140$$

$$A_f = 17.5$$

$$A_f = \frac{140}{1 + 140\beta}$$

$$\Rightarrow 17.5(1 + 140\beta) = 140$$

$$\Rightarrow 17.5 + 2450\beta = 140$$

$$\Rightarrow 2450\beta = 140 - 17.5$$

$$\Rightarrow \beta = \frac{122.5}{2450} = 0.05$$

- Q) when a-ve feed back voltage is applied to an amplifier of gain 100, the overall gain falls to 50.
 i) calculate the feed back fraction.
 ii) if this fraction is maintained calculate the value of the amplifier gain, if overall gain is to be 75, $\beta = 0.01$.

Given data,

$$A = 100$$

$$A_f = 50$$

$$(i) \beta = ?$$

We know -ve feed back,

$$A_f = \frac{A}{1 + A\beta}$$

$$\Rightarrow 50 = \frac{100}{1 + 100\beta}$$

$$\Rightarrow 50(1 + 100\beta) = 100$$

$$\Rightarrow 50 + 5000\beta = 100$$

$$\Rightarrow 5000\beta = 100 - 50$$

$$\Rightarrow \beta = \frac{50}{5000} = 0.01$$

$$(ii) A_f = 75$$

$$\beta = 0.01$$

$$A = ?$$

$$A_f = \frac{A}{1 + A\beta}$$

$$\Rightarrow 75 = \frac{A}{1 + A(0.01)}$$

$$\Rightarrow 75(1 + 0.01A) = A$$

$$\Rightarrow 75 + 0.75A = A$$

$$\begin{aligned} \Rightarrow 75 &= A - 0.75A \\ &= A(1 - 0.75) \\ &= A \times 0.25 \end{aligned}$$

$$\Rightarrow A = \frac{75}{0.25} = 300$$

Q) with a -ve voltage feedback an amplifier gives an output of 10 volt, with an input of 0.5 volt when feedback is removed it requires to 0.25V input calculate gain without feedback.
 (iii) feed back fraction

Given data

$$V_o = 10 \text{ volt}$$

$$V_c = 0.25 \text{ volt}$$

$$V_s = 0.5 \text{ volt}$$

(i) Gain without feed back

$$A = \frac{V_o}{V_c} = \frac{10}{0.25} = 40$$

(ii) $\beta = ?$

Gain with feed back

$$A_f = \frac{V_o}{V_s} = \frac{10}{0.5} = 20$$

$$\therefore A_f = \frac{A}{1 + A\beta}$$


$$\Rightarrow 20 = \frac{40}{1 + 40\beta}$$

$$\Rightarrow 20 + 800\beta = 40$$

$$\Rightarrow 800\beta = 20$$

$$\Rightarrow \beta = \frac{20}{800} = 0.025 \text{ or }$$

Practical Feedback circuit :-



$$\beta = \frac{V_f}{V_o}$$


$$\Rightarrow V_f = \beta V_o$$

$\therefore V_f$ = voltage across R_1

$$V_f = \frac{V_o \times R_1}{R_1 + R_2}$$

$$\Rightarrow \frac{V_f}{V_o} = \frac{R_1}{R_1 + R_2}$$

$$\Rightarrow \boxed{\beta = \frac{R_1}{R_1 + R_2}}$$



Problem:

i) If the gain of the amplifier without feed back is 1000. Find feed back fraction, overall voltage gain & output voltage.

Given data,

$$V_i = 1 \text{ mV}$$

$$R_1 = 2 \text{ k}\Omega$$

$$R_2 = 18 \text{ k}\Omega$$

$$A = 1000$$

$$(i) \beta = \frac{R_1}{R_1 + R_2}$$

$$= \frac{2}{2+18} = \frac{2}{20}$$

$$= 0.1$$

$$(ii) A_f = \frac{A}{1+\beta A}$$


$$= \frac{1000}{1+1000 \times 0.1} = 0.99$$

$$(iii) A_f = \frac{V_o}{V_s}$$

$$\Rightarrow V_o = A_f \times V_s$$

$$= 0.99 \times 1 \times 10^{-3}$$

$$= 0.99 \text{ mV}$$



Advantages of -ve feed back :-

1- improve the stability :-

The gain of the -ve feed back, $A_f = \frac{A}{1+AB}$

In this case the feed back factor is $(1+AB)$.

$$i.e. AB > 1$$

$$\therefore A_f = \frac{A}{AB} = \frac{1}{B}$$


The gain of the feed back depends on B . The gain is unaffected by changes in temp., variation in transistor parameters and frequency. so the gain of the amplifier is stable.

2- Reduction in gain :-


The closed loop gain A_f which is less than that of open loop gain A .

We know;

$$A_f = \frac{A}{1+AB}$$



3- increases the o/p impedance (Z_o) :-



From the o/p side, $v_s = v_i + v_f$

$$= v_i + BV_o$$

$$= v_i + BA V_i$$

$$= v_i (1+AB)$$



$$\Rightarrow v_s = I_c R_i (1 + A\beta)$$

$$\Rightarrow v_s = I_c Z_i (1 + A\beta)$$

$$\Rightarrow \frac{v_s}{I_c} = Z_i$$

$$= Z_{if}$$

As Z_i multiplied with the factor $A\beta$. So impedance is increases

4- Decreases of o/p impedance (Z_o):—

For the o/p analysis take $v_s = 0$

$$\text{Now } v_s = v_f + v_i$$

$$\Rightarrow v_i = -v_f$$

Applying KVL on o/p side;

$$v_o - I_o R_o - A v_i = 0$$

$$\Rightarrow v_o = A v_i + I_o R_o$$

$$= -A v_f + I_o Z_o$$

$$= -A\beta v_o + I_o Z_o$$

$$\Rightarrow v_o + A\beta v_o = I_o Z_o$$


$$\Rightarrow v_o (1 + A\beta) = I_o Z_o$$

$$\Rightarrow \frac{v_o}{I_o} = \frac{Z_o}{(1 + A\beta)}$$

$$\Rightarrow Z_{of} = \frac{Z_o}{1 + A\beta}$$

As o/p impedance is deviced with the factor $(1 + A\beta)$. So it decreases

Reduction in Distortion :-



Let D = Distortion of the amplifier without feed back.

D' = Distortion of the amplifier with feed back.

$$\text{Assume } D' = XD \quad \text{--- (1)}$$

Fraction of the o/p distortion which is f/b to the input.

$$BD' = BXD$$

After amplification the distortion becomes BXA , it is antiphase with original distortion ' D '.

$$\text{Now } D' = D - BXDA$$

$$= D(1 - BXA) \quad \text{--- (2)}$$

Comparing eqn (1) & (2) we have

$$XD = D(1 - BXA)$$

$$\Rightarrow X = 1 - BXA$$

$$\Rightarrow X + BXA = 1$$

$$\Rightarrow X(1 + AP) = 1$$

$$\Rightarrow X = \frac{1}{1 + AP}$$

From eqn (1) $D' = XD$

$$\Rightarrow D' = \frac{D}{1 + AP}$$

Problem :-


- ✓ The gain & distortion of an amplifier are 150 & 5%. without feed back. If the stage has 10% of its output voltage applied as -ve feed back. Find the distortion of the amplifier of the feed back.
- ✓ Given data,
 $A = 150$

$$\beta = 5\% = 0.05$$

$$A_f = 10\% = 0.1$$

$$\therefore A^f = \frac{A}{1 + A\beta} = \frac{0.05}{1 + 100 \times 0.1}$$
$$= 3.25 \times 10^{-3}$$
$$= 0.32$$

2/1



The gain without f/b is 10000, input impedance is $10k\Omega$, o/p impedance is $100k\Omega$. calculate

- feed back fraction
- gain with feed back
- g/p impedance & o/p impedance with feed back.

Given data,

$$A_f = 10000 \quad R_1 = 10k\Omega$$

$$Z_i = 10k\Omega \quad R_2 = 90k\Omega$$

$$Z_o = 100k\Omega$$

$$(i) \beta = \frac{R_1}{R_1 + R_2} = \frac{10}{10 + 90} = 0.1$$

$$(ii) A_f = \frac{A}{1 + A\beta} = \frac{10000}{1 + 10000 \times 0.1} = 9.99$$


$$(iii) Z_{if} = Z_i (1 + A\beta)$$
$$= 10 (1 + 10000 \times 0.1)$$
$$= 10010$$

$$(iv) Z_{of} = \frac{Z_o}{1 + A\beta} = \frac{100}{1 + 10000 \times 0.1}$$
$$= 0.099$$

Oscillators

Any circuit which is used to generate an a.c. voltage without ac input signal is called as an oscillator. To generate a.c. voltage, the circuit is supplied energy from a d.c. source. This device gives the frequency ranges from few Hz to several GHz. Generally it is said that oscillator generates a sinusoidal signal.

Comparison between an amplifier and an oscillator :-



An amplifier is a device which produces an output signal with a same waveform as that of input, but its power level is generally high. This additional power is supplied by an external d.c. source. Hence an amplifier is an energy conversion device.

An oscillator is a device which produces an output signal without any input signal. It producing an output signal so long as the d.c. source is applied.

Classification of an oscillator :-

a) Sinusoidal or Harmonic oscillator :

The oscillator which provides an output having a sine wave form, is known as sinusoidal oscillator. Its frequency range from 20Hz to 1GHz.

b) Non-sinusoidal / Relaxation oscillator :

The oscillator which provides an output having square wave, rectangular wave form is known as non-sinusoidal oscillator. Its frequency range from 0Hz to 20MHz.

Types of sinusoidal oscillator :-

a) Tuned circuit oscillator :

This oscillator uses a tuned circuit consist of inductance (L) & capacitance (C) and it is used to generate a high frequency signal. Hence they are also known as radio frequency oscillator (RF-osc).

b) RC oscillator :

The oscillator used resistance (R), capacitor (C) and it is used to generates audio frequency oscillator (AF-osc). They are also known as audio frequency oscillator.

c) Crystal oscillator :

This oscillator uses quartz crystal and it is used to generate highly stabilized output signal with frequency upto 10 MHz.

d) -ve Resistance oscillator :

This oscillator used -ve resistance characteristics of the device such as tunnel diode.


Application of sinusoidal oscillator :

- ⇒ The most application in telecommunication is the used of sine wave as a carrier signal.
- ⇒ The sine wave signal are also used in testing frequency respons of various electronic systems & equipments.

Nature of sinusoidal oscillator :


a) Damped oscillation :

The electrical oscillation whose amplitude goes on decreasing w.r.t time are known as damped oscillation.




b) undamped Oscillation :

The electrical oscillation whose amplitude remains constant w.r.t time are known as undamped oscillation.




c) Oscillatory circuit (Tank - circuit) :


A circuit which produces electrical oscillation of dry desired frequency is known as Tank circuit. The tank circuit consists of (L & C) inductance and capacitance which are connected parallelly.




(i)



(ii)



(iii)



(iv)

[in this case
electrical energy
convert into
magnetical energy]

[in this case
magnetical
energy convert into
electrical energy]




Fig-1: The upper plate of the capacitor has deficit of electrons and the lower plate has excess of electrons. Therefore there is a voltage source connected across a capacitor, it will store the electrostatic energy.

Fig-2: When switch is closed the capacitor will start to discharge through inductance & the direction of electron as shown in fig. This current will flow in the coil (L) and produces a magnetic field around the coil. So in this fig electrostatic energy is completely converted to magnetic energy.

Circuit Operation :-

When the circuit is switched on, it produces the oscillation of frequency f_1 . The output of the amplifier which is the feedback to the AC section having the voltage is ' E_2 '. This network produces a phase shift of 180° and the voltage is ' E_2' is applied to the amplifier.

The feedback fraction $\beta = \frac{E_2}{E_1}$. A phase shift of 180° which is produced by transistor amplification. As a result the total phase shift of the circuit is 360° .

Advantages :

- It does not require a transformer and inductor.
- It can be used to produce very low frequency.
- This circuit provides good frequency stability.

Disadvantages :

- The circuit gives very small output.

Crystal Oscillator :-

a) Piezo-Electric Crystal :

Crystalline materials like quartz, tourmaline, rock salt exhibits the piezo electric effect (when the voltage applied across them they starts vibrate of the frequency of the applied voltage).


Quartz crystal are generally used in crystal oscillator, because of their greater mechanical strength.

Frequency of the crystal :

The natural frequency of the crystal is given by $F_N = \frac{k}{t}$
where k = constant

t = thickness of the crystal

Working of Quartz crystal :



crystal will be start vibrating at the frequency of the applied voltage

The crystal which is placed in between the two parallel plate. The arrangement then forms a capacitor with crystal as the dielectric.

If an a.c. voltage is applied across the plate, the

vibration at the frequency of



Fig-3: Once the capacitor is discharged, the magnetic field will produce an emf. According to the Lenz's law the emf will keep the current flowing as shown in fig(3).


Fig-4: After this the capacitor is again charged. So the magnetic energy is converted into electrostatic energy.

Frequency of Oscillation :


The frequency of oscillation in the tank circuit is determined by the combination of inductance (L) & capacitance (C).

$$\text{Frequency } (\text{f}) = \frac{1}{2\pi\sqrt{LC}}$$

+ve Feedback Amplifier - Oscillator :



[Fig-1]



[Fig-2]

A transistor amplifier with the +ve feed back can act as an oscillator.

Fig-1: In fig-1, a transistor amplifier with +ve feed back is shown.

When switch is closed v_s is applied to the amplifier and the feedback voltage (v_f) which is equal to v_s ($v_f = v_s$). So the total circuit having the phase shift 360° ($\phi = 360^\circ$).

Fig-2: When switch is open that means v_s is removed however v_f which is same phase with v_s is applied to the amplifier. Therefore the amplifier will produce sinusoidal output without external source. Then this +ve feedback amplifier will acts as an oscillator.

In order to get continuous undamped output from the circuit, $AB = 1$ ————— (1)

$\therefore A$ = Gain without feedback

B = Feedback fraction.

the equation -1 is known as Barkhausen criterion

when the oscillator will act as a true feedback amplifier.

$$A_f = \frac{1}{1 - AP}$$

$$\therefore AP = 1$$

$$\Rightarrow A_f = \infty$$

$$\left[\because f = \frac{1}{2\pi RC\sqrt{5}} \right]$$

R & C value given

RC - Phase shift Oscillator : -




Fig-1




Fig-2

load the applied voltage v_i by an

A phase shift circuit consists of a single RC-network which is shown in fig(1). The applied voltage is ' v_i ' and the voltage across the resistance (' v_f ') which is phase angle ϕ .

$$\tan \phi = \frac{X_C}{R}$$


$$\Rightarrow \phi = \tan^{-1} \frac{X_C}{R}$$

$$= \tan^{-1} \frac{1}{\omega CR}$$

$$\text{if } R = 0, \phi = \tan^{-1} \infty = 90^\circ$$

But practically $R \neq 0$. so the value of 'R' will be to get the phase shift, $\phi = 60^\circ$. As a single RC-network will give the phase shift 60° . we have to connect 3 RC-circuits to get a phase shift 180° . ($\phi = 180^\circ$)

Phase - shift Oscillator : -




The figure shows the circuit of a RC-phase shift oscillator. The phase shift network consists of R_1C_1, R_2C_2, R_3C_3 . At some particular frequency the phase shift in each RC-section is 60° . The frequency of oscillation is given by;

$$f = \frac{1}{2\pi RC\sqrt{5}}$$

$$\therefore R_1 = R_2 = R_3 = R$$



$$C_1 = C_2 = C_3 = C$$





vibrate $f = f_N$

when the crystal is not vibrating, it is equivalent to the capacitance C_M (mounting capacitor) because it has two metal plates separated by the dielectric.



[Equivalent Circuit of Quartz crystal]

f_s (series frequency)


$$= \frac{1}{2\pi\sqrt{LC}}$$

f_p (parallel frequency)

$$= \frac{1}{2\pi\sqrt{Lc_T}}$$

$$\left[\because c_T = \frac{c \times c_M}{c + c_M} \right]$$

TRANSISTOR CRYSTAL OSCILLATOR :-



In this circuit diagram the feed back is the +ve. when the circuit is switched on the transistor will give the phase shift 180° ($\phi = 180^\circ$) and the output of the transistor is again applied to the base of the transistor through the feed back network. As the feed back is +ve, the phase shift of 180° will be produced. Hence the total circuit will produce a phase shift of $(\phi) = 360^\circ$ and acts as an oscillator.

Advantages :-

→ It has the high frequency stability.

→ The quality factor of the crystal is very high.

Disadvantages :-

→ The frequency of an oscillation can not be change.

problem :—

- i) The a.c. equivalent circuit of a crystal has $L = 1\text{H}$, $C = 0.01 \text{ PF}$, $R = 1000 \Omega$, $C_M = 20 \text{ PF}$. Calculate f_s & f_p .

⇒ Given data

$$L = 1\text{H}$$

$$C = 0.01 \text{ PF}$$

$$= 0.01 \times 10^{-12} \text{ F}$$

$$R = 1000 \Omega$$

$$C_M = 20 \text{ PF}$$

$$= 20 \times 10^{-12} \text{ F}$$

$$f_s = \frac{1}{2\pi\sqrt{LC}}$$

$$= \frac{1}{2\pi\sqrt{1 \times 0.01 \times 10^{-12}}} =$$

$$f_p = \frac{1}{2\pi\sqrt{LC_T}}$$

$$C_T = \frac{Cx C_M}{C + C_M} = \frac{0.01 \times 10^{-12} \times 20 \times 10^{-12}}{0.01 \times 10^{-12} + 20 \times 10^{-12}} = 9.99 \times 10^{-15} \text{ F}$$

$$f_p = \frac{1}{2\pi\sqrt{1 \times 9.99 \times 10^{-15}}} =$$

In the phase shift oscillator $R_1 = R_2 = R_3 = 1\text{M}\Omega$, $C_1 = C_2 = C_3 = 68 \text{ PF}$. At what frequency the circuit will oscillate.

⇒ Given data

$$R_1 = R_2 = R_3 = R = 1\text{M}\Omega = 1 \times 10^6 \Omega$$

$$C_1 = C_2 = C_3 = C = 68 \text{ PF} = 68 \times 10^{-12} \text{ F}$$

$$f = \frac{1}{2\pi RC\sqrt{6}} = \frac{1}{2\pi \times 1 \times 10^6 \times 68 \times 10^{-12} \sqrt{6}}$$

=

Mishra

SHORT QUESTIONS

BASIC ELECTRONICS

1. What is the effect of temperature on a semiconductor?

Sol:- The effect of temp. on a semiconductor are;

→ At absolute zero (-273°C) :-

At absolute zero position in a pure semiconductor no free electrons are available as the valence electrons are tightly bound in through covalent bonding. So, valence band is full of electrons & covalent band is empty. If in this condition, semiconductor is connected with external battery, no current flows.

→ Above absolute zero :-

If temp. of crystal is raised above absolute zero, few covalent bonds within the crystal are broken due to thermal energy, thus few free electrons are available & they jump from valence band to co-valent band. This empty space is called a hole. If a such crystal is connected with a battery, free electrons will constitute small currents that is called electron current. //

2. What is charge on a semiconductor?


Sol:- In N-type semiconductor, the number of free electrons is greater than no. of holes. So, this gives us a concept that the N-type semiconductor must be -ve charged. But it is not true because the free electron is provided by Pentavalent atom & atom itself is electrically neutral. Hence, N-type semiconductor is not negative charged but electrically neutral.

Similarly, the P-type semiconductor is also electrically neutral but it carries +ve charged particles called holes. //

3. What is current density in a semiconductor?

Sol:- The current flowing per unit area of conductor is called current density.

$$\Rightarrow J = \frac{dI}{dA}$$



Let, l = length of conductor.

v_d = drift velocity of electron.

n = no. of electrons per unit volume.

$$\text{No. of electrons} = n \times \text{volume}$$

$$= n \times A \times l$$

$$\text{Total charge}, q = n \times A \times l \times e$$

$$= n \times A \times v_d t \times e \quad (\because l = v_d \times t)$$

$$\Rightarrow \frac{q}{t} = n A v_d e$$

$$\Rightarrow I = n A v_d e$$

$$\Rightarrow \frac{I}{A} = n v_d e \quad \Rightarrow J = n v_d e$$

$$\Rightarrow \boxed{J = n \mu_e e F} \quad (\because v_d = \mu_e E)$$

//

4. What is difference between clipper & clammer?

Sol:- Clipper :-

A clipper is a circuit with which the waveform is shaped by removing or clipping a portion of applied input signal waveform without distortion the remaining part. Clipper can remove signal voltages above or below specified level. It consists of;

Resistor (R_L), Ideal diode, D.C. source.

Clammer :-

The circuit that places either positive or negative peak of signal at a desired d.c. level is known as clamping circuit. A clamping circuit should not change peak-to-peak value of the

5.

Sol:-

(b.e)

d.

Co

ca

at

a.

coor

c

6. w

Sol:-

D

rele


signal, it should only change the d.c. level. The operation of clomper is based on the principle that charging time of a capacitor is made very small as compared to its discharging time. It consists of;

Resistor (R_L), Ideal diode, A capacitor. //

5. What is a filter circuit?

Sol:- The output of rectifier which produces pulsating d.c. (i.e. it contains both a.c. & d.c. components). To get pure d.c., a filter circuit is used which removes the a.c. component & allows the d.c. component to reach the load.

A filter circuit is the combination of inductor & capacitor. A capacitor passes a.c. readily but does not pass d.c. at all. An inductor passes d.c. readily but does not pass a.c. at all. Hence, the network L & C can remove a.c. component & allows d.c. component to reach the load.



6. What is the conductivity of N-type & P-type semiconductor?

Sol:- From current density of semiconductor;

$$\Rightarrow J = \sigma \mu_e e E$$

$$\Rightarrow J = \sigma E$$

where,
 $\sigma = \sigma \mu_e e$ = conductivity.

In pure S.C., even at room temp. covalent bond breaks release electron-hole pair. Hence, total current,

$$\Rightarrow I = I_e + I_h$$

Divide A on both sides,

$$\Rightarrow \frac{I}{A} = \frac{I_e}{A} + \frac{I_h}{A}$$

$$\Rightarrow J = J_e + J_h$$

$$= n e \mu_e E + n h \mu_h E$$

$$\Rightarrow \delta E = n e (\mu_e E + \mu_h E)$$

$$\Rightarrow \delta = n e \mu_e + n h \mu_h$$

where, μ_e = conductivity of electrons.

μ_h = conductivity of holes.

7. What is the majority & minority carrier of a semiconductor?

Sol:- The N-type material has large no. of free electrons whereas P-type material has large no. of holes. At room temp., some of covalent bond breaks & thus gives equal no. of free electrons & holes. As N-type material has less share of electron-hole pairs but more no. of electrons present due to effect of impurity. So, N-type material has electrons are majority carrier & holes are minority carrier.

Similarly, P-type material has holes are majority carrier & free electrons are minority carrier.


8. What is mobility of an electron?

Sol:- A good conductors have plenty of free electrons moving randomly in between the fixed positive ion cores.

When an electric field is applied to a conductor at room temp. electron moves towards the positive terminal of the applied voltage & then continuously collide with each other atoms along the way. At each collide, the electron loses some kinetic energy, then accelerates again, gains some velocity in the direction 'E' & loss the energy in next collision. Consequently, the electrons gains an average directed drift velocity 'v' which is directly proportional to 'E'.

$$\Rightarrow v = \mu_e E$$

$\therefore \mu_e$ = mobility of electrons.



9. What is zener diode?

Sol:- When the reverse bias on a crystal diode increases a critical voltage called breakdown voltage is reached where the reverse current increases sharply to a high value. Therefore, breakdown voltage sometimes called zener voltage & suddenly increases in current is known as zener current.

The zener voltage depends upon amount of doping. If diode is heavily doped, depletion layer will be thin & the breakdown of the junction will occur at lower reverse voltage. If diode is lightly doped, diode has a higher breakdown voltage.

A properly doped crystal doped which has a sharp breakdown voltage is known as zener diode. //

10. Zener diode is always operated in reverse biasing. Why?


Sol:- The zener voltage depends upon amount of doping. If diode is heavily doped, depletion layer will be thin & the breakdown of the junction will occur at lower reverse voltage. If diode is lightly doped, diode has higher breakdown voltage.

So, zener diode is always operated in reverse bias. //

11. What is a crystal diode?

Sol:- A p-n junction is known as semiconductor or crystal diode.

The main property of crystal diode to conduct current in one direction only permits it to be used as a rectifier.






If arrowhead of diode is +ve w.r.t bar, the diode is forward biased.




If arrowhead of diode is -ve w.r.t bar, the diode is reverse biased. //

Ques. Explain equivalent circuit of diode ?

Sol:- \Rightarrow Approximate eq. Ckt :- When forward voltage V_f is applied across a diode, it will not conduct till the potential barrier V_0 at junction overcome. When V_f exceeds the V_0 , diode starts conducting & current I_f is flowing through the diode cause voltage drop internal resistance r_f .





\Rightarrow Simplified eq. Ckt :- The internal resistance r_f can be ignored as compared to other elements.



\Rightarrow Ideal diode :-

An ideal diode is one which behaves as a perfect conductor when forward bias & as a perfect insulator when reverse bias. So, $r_f = 0$ & V_0 is negligible.



13. Which are most commonly used semiconductor & why ?

Sol:- Silicon is commonly used most of the time as compared to Germanium because;

\Rightarrow Being an ore of silicon is easily available on earth.

\Rightarrow It has low cost.

\Rightarrow The power dissipated by silicon is very-very less.

\Rightarrow It can be operated by high temp. i.e. 150°C but germanium is operated by 70°C .

14. Distinguish between avalanche & zener breakdown ?

Sol:- \Rightarrow Avalanche breakdown :-

This type of breakdown takes place in devices with thicker junction like ordinary semiconductor diodes. In this breakdown voltage, electric field of the depletion layer becomes very high such that at high reverse voltage, electrons acquire very high velocity that they dislodge valence electron from semiconductor atom. The field at the depletion layer attains such a high value that an infinite large current flows which breaks down the junction permanently.

\Rightarrow Zener breakdown :-

This type of breakdown takes place in devices with thin depletion layer like zener diode. In this breakdown the electric field at the depletion layer becomes very large with a very small reverse bias. A small number of electrons jump across the barrier & zener breakdown occurs. In this breakdown the junction is not damaged permanently. If the reverse bias is removed, the device can its original position. //

15. What is intrinsic semiconductor ?

Sol:- A pure semiconductor is called intrinsic semiconductor. At absolute zero temp., a pure semiconductor behaves as an insulator. If its temp. is raised, the covalent bonds are broken. So, it produces electrons & holes. Therefore, concentration of electrons & holes in an intrinsic semiconductor will always be equal. The total current in the semiconductor is equal to current due to electrons & holes. //

16. What is extrinsic semiconductor ?

Sol:- The intrinsic semiconductor has very less conduction capacity. But in electronic devices we require the conduction capacity should be increased a little bit. This can be obtained by addition of metallic impurity to the semiconductor. According to this, we have to select a suitable impurity & add. It is 2 types :

\checkmark N-type & P-type semiconductor. //

17. What is doping?

Sol:- Intrinsic semiconductor by itself is of little significance as it has little current conduction capacity at ordinary room temp. but if very small amount of impurity is added to it in the process of crystallisation, the electrical conductivity increased many times & addition process is known as doping.

18. Define diffusion of current in a semiconductor?

Sol:- The diffusion of charge carriers is as a result of a gradient of carrier concentration. In this case, concentration of charge carrier (either electron or hole) tend to distribute themselves uniformly throughout the semiconductor crystal. This movement continues until all the carriers are evenly distributed throughout the material. This type of movement of charge carriers is called diffusion current.

19. What is energy gap?

Sol:- The energy gap between the valence band & conduction band is known as forbidden energy gap. Forbidden energy gap is a region in which no electron can stay as there is no allowed energy state. The greater the energy gap more tightly the valence electrons are bound to the nucleus.

20. What is meant by Fermi-level in a semiconductor?

Sol:- Fermi-level in a semiconductor can be defined as the maximum energy that an electron in a semiconductor have at zero degree absolute.

21. What is the effect of temp. on extrinsic semiconductor?

Sol:- With the increase in temp. of extrinsic semiconductor, the number of thermally generated carriers is increased resulting in increase of concentration of minority carriers. At temp. exceeding critical temp. the extrinsic semiconductor behaves like an extrinsic semiconductor but with higher conductivity.

Q8. What do you understand by reverse saturation current of a diode?

Sol:- Reverse saturation current of a diode is due to minority carriers & is caused when the diode is reverse biased. Only a very small voltage required to direct all minority carriers along the junction & when all minority carriers are flowing across further increase in bias voltage will not cause increase in current. This current is referred to as a reverse current //

Q9. Define α & β for a transistor?

Sol:- $\Rightarrow \alpha$:- It is the d.c. current gain & is equal to the ratio of collector current to emitter current.

$\Rightarrow \beta$:- It is the current gain factor of a common-emitter circuit & is defined as the ratio of collector current to base current //

24. Which of the following can be used as impurity of n-type semiconductors?

Gallium, arsenide, phosphorous, germanium, antimony?

Sol:- Phosphorous & antimony can be used as impurity of n-type semiconductors //

25. Why silicon diodes are used as rectifiers?

Sol:- Rectifiers are the circuit which converts alternating current to unidirectional current or d.c. current i.e. the direction of flow of current through load resistance is always in one direction. As diodes are unidirectional current device i.e. current is always flow from P to N during forward biased condition, diodes are used as a rectifiers. Again Si has various advantages over Ge due to its high temp. withstanding capabilities & high peak inverse voltage. Hence, silicon diodes are used as rectifiers //

26. Explain why capacitors help in filtering?

Sol:- When ever capacitors are used in a circuit it offers reactance given by, $X_C = \frac{1}{2\pi f C}$. Again for DC, $f = 0$ Hz & $X_C = \infty$ & for AC, $f = \text{finite value}$ & $X_C = \text{some finite value} < \infty$ thus capacitor provide a high resistance for DC & path will be open circuited. Similarly, for AC the resistance is very less & the path will be short circuited. Therefore when ever capacitor is used all the d.c. component will be blocked & the a.c. component will pass, thus help in filtering //

27. How current flow in a semiconductor is different from that in a metal? Explain.

Sol:- In case of semiconductor, the current flow due to flow of both electrons & holes, but for metals current flows due to flow of electrons only. Semiconductors have negative temp. coefficient of resistance but metals have positive temp. coefficient of resistance //

28. Define the volt equivalent of temperature?

Sol:- volt equivalent of temp. is defined by,

$$V_T = \frac{kT}{q} = \frac{T}{11,600}$$

Where, k = Boltzmann's constant.

T = Temp. in $^{\circ}\text{K}$.

q = charge of an electron = $1.602 \times 10^{-19} \text{ C}$.

29. Is the temperature coefficient of resistance of a metal positive or negative, explain?

Sol:- A metal has positive temp. coefficient of resistance because at room temp. a conductor has all possible free electrons. So, additional thermal energy due to temperature doesn't produce any more electrons start moving faster & the atom starts vibrating. As a result the electrons experience more collisions. Because of more hindrance in the motion of free electrons at higher temp., the resistance of metal increases. //

30. What is an integrated circuit? Write the advantages & disadvantages of ICs?

Sol:- An IC is a complete electronic circuit in which both active & passive components are fabricated on a single chip of silicon.

Advantages :-

- Extremely small physical size.
- Extremely high reliability.
- Very small weight.
- Reduced cost.
- Easy replacement & low power consumption.

Disadvantages :-

- coils or transformer can't be fabricated.
- They handle only limited amount of power.
- IC function at fairly low voltages. //

31. What are the different classifications of ICs?

Sol:- → Depending scale of integration :-

- (a) SSI < 10 component
- (b) MSI < 100
- (c) LSI $< 10,000$
- (d) VLSI $10,000 - 99,999$.


→ Classification as per structure :-

- (a) Monolithic IC
- (b) Hybrid ICs.

→ Classification as per application :-

- (a) Linear IC
- (b) Digital. //

32. Determine v_o & I_D for the given network;




Solⁿ :-

Apply KVL,

$$8V - 1.2 \times I_D - 4.7 \times I_D - 0.7 = 0 \quad 8V$$


$$\Rightarrow I_D = 1.24 \text{ mA}$$



Again apply KVL,

$$0.7V - 4.7 \text{ k}\Omega \times I_D - V_o = 0$$

$$\Rightarrow V_o = 0.7 - 4.7 \text{ k}\Omega \times 1.24 \text{ mA}$$



$$= 6.51 \text{ V.}$$

//

33. What is meant by operating point?

Solⁿ :- The zero signal values (no a.c. signal is applied) of collector current I_C & collector-to-emitter voltage V_{CE} are called as the operating point.

This point is also called quiescent (stable) point or Q-point since it is a point on output characteristics curve when the transistor is in a silent condition (i.e. the absence of a.c. input signal). //

34. What is need of transistor biasing?

- Solⁿ :-
- A biasing must set the operating point in the middle of active region of the transistor characteristic.
 - A biasing circuit must stabilize the collector current against temp. variations.
 - A biasing circuit must ensure that the operating point is independent of transistor parameters such as β so that operating point is not shifted if the transistor is replaced by another transistor of same type. //

35. Why is CE configuration is widely used in transistor application?

Solⁿ :- A. High current gain :- In CE configuration, I_B is input current & I_C is output current. So,

$$\Rightarrow I_C = \beta I_B + I_{CBO}$$

As β is very large. So, I_C is more than I_B . So, current gain is high.

b. High voltage & Power gain :-

Due to high current gain, voltage & power gain is also high.

c. Ratio of o/p & i/p impedances :- In CE configuration, the ratio of output & input impedance is very small. In other configuration, this ratio is very large. //

~~Q36. Derive an expression for current amplification & collector current for CE configuration with special reference I_{CEO} ?~~

Sol :- In CE configuration.

$$\text{Current amplification factor, } \beta = \frac{\Delta I_C}{\Delta I_B}$$

The collector current (I_C) for CB,

$$I_C = \frac{\alpha}{1-\alpha} I_B + \frac{1}{1-\alpha} I_{CBO} \rightarrow (1)$$

$$= \beta I_B + I_{\text{leakage}} \quad (\because \beta = \frac{\alpha}{1-\alpha})$$

In the above expression, $I_B = 0$, the whole base current does not reach the collector side. There is some leakage current I_{CEO} due to movement of charge carriers across from collector to emitter.

$$\Rightarrow I_C = \beta I_B + I_{CEO}$$

$$\therefore I_{CEO} = \frac{1}{1-\alpha} I_{CBO}$$

$$\begin{aligned} \text{We know, } \beta &= \frac{\alpha}{1-\alpha} \Rightarrow \beta + 1 = \frac{\alpha}{1-\alpha} + 1 \\ &\Rightarrow \beta + 1 = \frac{1}{1-\alpha} \end{aligned}$$

$$\text{So, } I_{CEO} = (\beta + 1) I_{CBO}$$

$$\text{Now, } I_C = \beta I_B + (\beta + 1) I_{CBO} //$$

37. Derive an expression for current amplification & collector current for CC configuration?

Sol:- In CC configuration,

$$\text{current amplification factor, } r = \frac{\Delta I_E}{\Delta I_B}$$

We know,

$$I_C = \alpha I_E + I_{CBO}$$

$$\& I_E = I_B + I_C$$

$$= I_B + \alpha I_E + I_{CBO}$$

$$\Rightarrow I_E - \alpha I_E = I_B + I_{CBO}$$

$$\Rightarrow I_E (1 - \alpha) = I_B + I_{CBO}$$

$$\Rightarrow I_E = \frac{1}{1-\alpha} I_B + \frac{1}{1-\alpha} I_{CBO}$$


$$\Rightarrow I_E = (B+1) I_B + (B+1) I_{CBO}$$

38. Draw the input & output characteristic of CE configuration.

Sol:-


A. Input char. :-

This is the characteristic for the input side & is the curve between base current (I_B) & base-emitter voltage (V_{BE}) at const. V_{CE} .




B. Output char. :-

This is the characteristic for the output side & is the curve between collector-emitter voltage (V_{CE}) & collector current (I_C) at const. I_B . //



~~39. what do you mean by load line? How a D.C. load line draw or output characteristic of a transistor in CE configuration?~~

Ans:- The concept of load line is very important in understanding the working of transistor. It is defined as the locus of operating point on the output characteristic of transistor. It is the line on which the operating point moves when an AC signal is applied to the transistor.



The above circuit shows the CE N-P-N transistor in which no signal is applied between base & emitter & supply voltage \$V_{CC}\$ is applied at O/P.

Apply KVL at O/P we get.

$$\Rightarrow V_{CC} - I_C R_C - V_{CE} = 0$$

$$\Rightarrow V_{CE} = V_{CC} - I_C R_C \rightarrow (1)$$

(i) when \$I_C = 0\$, \$V_{CE}\$ is Max^m

$$\Rightarrow V_{CE} = V_{CC}$$

This gives the point A on x-axis.

(ii) when \$V_{CE} = 0\$, \$I_C\$ is Max^m

$$\Rightarrow V_{CC} = I_C R_C$$

$$\Rightarrow I_C = V_{CC}/R_C$$

This gives the point B on y-axis. //

40. What do you mean by Thermal Runaway in Transistor?

Sol:- we know,

$$I_c = \beta I_B + (\beta + 1) I_{CBO}$$

If temp. changes then I_{CBO} changes which in turn changes I_c & operating point. Flow of collector current in the collector circuit produces heat at collector junction. This raises the temp. Hence, I_{CBO} increases which in turn increases I_c . This again increases the temp. of collector junction & whole process repeats again. So, increase in I_c will drive the operating point into saturation region. This process is called Thermal Runaway.

41. Explain why emitter is heavily doped, collector is moderately doped & base is lightly doped?

Sol:- A. Emitter :- This section on one side that supplies charge carriers (electrons or holes) is called the emitter. The emitter is always forward biased w.r.t base. As it can inject large number of charge carriers. So, emitter is heavily doped.

B. Base :- The middle section of emitter & collector is known as base. The emitter-base junction is forward biased, allowing low resistance for emitter circuit. The base-collector junction is reverse biased & provides high resistance in collector circuit. Base is lightly doped & very thin.

C. Collector :- The section on the other other sides collects charge is called collector. The collector is always reverse biased. As collector collect the charge carriers from base so, it is moderately doped.

42. What is relationship between α & β ?

Sol:- we know,

$$\text{From CB, } \alpha = \frac{\Delta I_C}{\Delta I_E}$$

$$\text{From CE, } \beta = \frac{\Delta I_C}{\Delta I_B}$$

$$I_E = I_B + I_C$$

$$\Rightarrow \Delta I_E = \Delta I_B + \Delta I_C$$

$$\Rightarrow \Delta I_B = \Delta I_E - \Delta I_C$$

$$\Rightarrow \frac{\Delta I_C}{B} = \Delta I_E - \Delta I_C \quad (\because B = \frac{\Delta I_C}{\Delta I_B})$$

$$\Rightarrow B = \frac{\Delta I_C}{\Delta I_E - \Delta I_C} \quad \Rightarrow \Delta I_B = \frac{\Delta I_C}{B}$$

Divide ΔI_E on numerator & denominator;

$$\Rightarrow B = \frac{\Delta I_C / \Delta I_E}{\Delta I_E / \Delta I_E - \Delta I_C / \Delta I_E} = \frac{\alpha}{1 - \alpha} //$$

Q3. What is the relationship between α & r ?

Sol:- we know,

$$\text{from CB, } \alpha = \frac{\Delta I_C}{\Delta I_E}$$

$$\text{from CC, } r = \frac{\Delta I_E}{\Delta I_B}$$

$$I_E = I_B + I_C$$

$$\Rightarrow \Delta I_E = \Delta I_B + \Delta I_C$$

$$\Rightarrow \Delta I_B = \Delta I_E - \Delta I_C$$

$$\Rightarrow \frac{\Delta I_E}{r} = \Delta I_E - \Delta I_C \quad (\because r = \frac{\Delta I_E}{\Delta I_B})$$

$$\Rightarrow r = \frac{\Delta I_E}{\Delta I_E - \Delta I_C} \quad \Rightarrow \Delta I_B = \frac{\Delta I_E}{r}$$

Divide ΔI_E on numerator & denominator;


$$\Rightarrow r = \frac{\Delta I_E / \Delta I_E}{\frac{\Delta I_E}{\Delta I_E} - \frac{\Delta I_C}{\Delta I_E}} = \frac{1}{1 - \alpha} //$$

44. What is active region & cutoff & saturation point of a transistor?

Sol:- A. Cutoff Point :-

The point where load line intersects $I_B = 0$ curve is known as cutoff point. At this point, both emitter-base & collector-emitter regions are reverse biased.

$$\text{So, } V_{CE(\text{off})} = V_{CC}$$



B. Saturation :-

The point where the load line intersects $I_B = I_B(\text{sat})$ curve is known as saturation point. At this point, both emitter-base & collector-emitter regions are forward biased.

$$\text{So, } I_{C(\text{sat})} = \frac{V_{CC}}{R_C}$$

C. Active regions :-

The regions between cutoff & saturation, is known as active regions. At this point, emitter-base junction is forward biased & collector-emitter junction is reverse biased.

45. What is stabilisation & stability factor?

Sol:- A. Stabilisation :-

The process of making operating point independent of temp. changes or variations in transistor parameters is known as stabilization.

B. Stability Factor :-

The rate of change of collector current w.r.t. the collector leakage current I_{CBO} at constant β & I_B , is called stability factor.

$$\Rightarrow S = \frac{dI_C}{dI_{CBO}}$$

β & $I_B = \text{constant}$.

46. Why transistor is a current-controlled device?

Sol:- The output voltage, current or power is controlled by the input current in a transistor so, it is current controlled device //

47. Why is the width of base region of a transistor is kept very small as compared to other regions?

Sol:- Base region of a transistor is kept very small & very lightly doped so as to pass most of the injected charge carriers to the collector //

48. Why silicon type transistors are more often used than germanium type?

Sol:- Because Silicon has smaller cut-off point I_{CBO} , small variation in I_{CBO} due to variation in temp. & high operating temp. as compared to those in case of germanium //

49. Why there is maximum limit of collector supply voltage for a transistor?

Sol:- Although collector current is partially independent of collector supply voltage over the transistor operating range, but if V_{CB} is increased beyond a certain value of collector current I_C eventually increases rapidly & possible destroys the device //

50. Why common-collector configuration seldom used?

Sol:- common-collector configuration is seldom used because its voltage gain is always less than unity //


51. What is Early effect?

Sol:- The modulation of effective base width by the collector voltage is known as modulation of early effect. An increase in collector voltage, increases the space charge width at the output junction & thus the effective base width is reduced //

52. Explain why ordinary transistor is bipolar?

Sol:- Because the transistor operation is carried out by two charge carriers (majority (electrons) & minority (holes)), an ordinary transistor is called bipolar. //

53. In the circuit diagram, if $V_{CC} = 12V$ & $R_C = 6k\Omega$, draw the d.c. load line. What will be the Q-point if zero signal base current is $20\mu A$ & $\beta = 50$?



Sol:- Given. $V_{CC} = 12V$

$$R_C = 6k\Omega$$

$$I_B = 20\mu A, \beta = 50$$

Apply KVL at o/p, get.

$$V_{CE} = V_{CC} - I_C R_C$$

$$(i) \text{ When } I_C = 0, V_{CE} = V_{CC} = 12V$$

$$(ii) \text{ When } V_{CE} = 0, I_C = \frac{V_{CC}}{R_C} = \frac{12V}{6k\Omega} = 2mA$$


for Q-point,

$$\begin{aligned} I_C &= \beta I_B = 50 \times 20\mu A = 50 \times 0.02mA \\ &= 1mA \end{aligned}$$

$$V_{CE} = V_{CC} - I_C R_C$$

$$= 12V - 1mA \times 6k\Omega = 12 - 6 = 6V.$$

54. The value β for a transistor is 100. If the value of emitter current is $10mA$, then value of collector & base current is how much?



Solⁿ :- Given. $\beta = 100$

$$I_E = 10 \text{ mA}$$

We know,

$$\beta = \frac{\alpha}{1 - \alpha}$$

$$\Rightarrow (1 - \alpha)\beta = \alpha$$

$$\Rightarrow \beta - \alpha\beta = \alpha$$

$$\Rightarrow \alpha = \frac{\beta}{\beta + 1} = \frac{100}{101} = 0.98$$


$$\alpha = \frac{I_C}{I_E}$$

$$\Rightarrow I_C = \alpha I_E = 0.98 \times 10 \text{ mA} \\ = 9.8 \text{ mA.}$$

$$\& I_E = I_B + I_C$$

$$\Rightarrow I_B = I_E - I_C = 10 \text{ mA} - 9.8 \text{ mA} \\ = 0.2 \text{ mA. //}$$

55. For a common-base circuit shown in fig., determine I_C & V_{CB} . As the transistor to be silicon?



Solⁿ :- Applying KVL at i/p, we get,

$$V_{BE} + I_E R_E - V_{EE} = 0$$

$$\Rightarrow I_E = \frac{V_{EE} - V_{BE}}{R_E} = \frac{8 - 0.7}{1.5} \\ = 4.87 \text{ mA} \approx I_C$$

Applying KVL at o/p, we get,

$$V_{CC} - I_C R_C - V_{CB} = 0$$

$$\Rightarrow V_{BC} = V_{CC} - I_C R_C = 18 - (4.87 \times 1.2) \\ = 12.16 \text{ V. //}$$

56. Draw the load line for the following cir. Is it a d.c. load line or a.c. load line?

Sol:- Apply KVL, we get,

$$3V - 2V_D - I_D \times 1\Omega = 0$$

$$\Rightarrow 3V - 2V_D - I_D = 0$$



$$\Rightarrow 2V_D = 3 - I_D \quad \rightarrow (1)$$

$$\text{When } V_D = 0$$

$$\Rightarrow I_D = 3 \text{ mA}$$

$$\text{When } I_D = 0$$

$$\Rightarrow V_D = \frac{3}{2} = 1.5 \text{ V}$$



57. In a certain Si rectifier circuit, the cut-in angle is 40° . Find out the minimum value of the applied voltage for this angle to occur?

Sol:- The minimum value of applied voltage for cut-in angle to occur is 0.7 V .

$$\text{Cut-in angle, } \sin\theta = \frac{V_T}{V_m}$$

where;

$$V_T = \text{Threshold vol. of diode} = 0.7 \text{ V}$$

$$V_m = \text{minimum value of applied vol.}$$

$$\Rightarrow \sin\theta = \frac{0.7}{V_m}$$

$$\Rightarrow V_m = \frac{0.7}{\sin 40^\circ} = \frac{0.7}{\sin 40^\circ} = 1.09 \text{ V.}$$

58. What do you mean by the small signal analysis of BJT?

Sol:- It is an analysis which permitting the use of superposition theorem to isolate the d.c. analysis from the a.c. analysis.

for most application. Transistor small signal amplifiers can be considered linear


59. Which of the following methods can be used for the biasing of depletion type of MOSFETs:

- (i) Gate bias (ii) Self-bias (iii) Voltage divider bias
(iv) Current source bias //

Sol:- Self-bias & voltage divider bias methods can be used for biasing of depletion type of MOSFET //

60. Draw the equivalent circuit model of an FET in common source configuration at low frequencies?


Sol:-



//

61. Give the low frequency equivalent circuit of an FET?

Sol:-



//

62. Why are field-effect transistors called unipolar transistors?

Sol:- In field-effect transistors current conduction is done by only one type of majority carriers (either by electrons or by holes) & therefore, these are called unipolar transistors //

63. Why the channel of a JFET is never completely closed at the drain end?

Sol:- If the channel is completely closed in JFET, then there will be no drain current, so there will be no voltage drop along the channel length & amount of reverse bias will

become uniform & wedge-shaped depletion region will become rectangular one. //

64. How is drain current controlled in JFET?

Solⁿ:- In JFET drain current is controlled by controlling the reverse bias given to its gate (i.e. V_{GS}). //

65. What is meant by drain characteristic of FET?

Solⁿ:- The curve between drain current & drain-source voltage with gate-to-source voltage as the parameter is called the drain characteristic. //

66. What is meant by transfer characteristic of FET?

Solⁿ:- The curve between drain current & gate-source voltage for a given value of drain-source voltage is called the transfer characteristic. //

67. What is pinch-off voltage in JFET?

Solⁿ:- The value of drain-source voltage at which channel is pinched off (i.e. all the free charges from the channel get removed) is called the pinch-off voltage. //

68. What are the parameters that control the Pinch-off voltage of JFET?

Solⁿ:- Parameters that control the Pinch-off voltage of JFET are electron charge, donor/acceptor concentration density, permittivity of channel material & half width of channel bar. //

69. Why FET is called a voltage controlled device?

Solⁿ:- In a FET, drain current is controlled by the effect of the extension of the field associated with the depletion region developed by the reverse bias on the gate, so it is called a voltage controlled device. //

70. How does the current vary with the gate voltage in the saturation region?

Solⁿ:- The drain current decrease with increase in gate-source bias $|V_{DS}|$. When $V_{GS} = 0$, drain current $I_D = I_{DSS}$; drain source saturation current & when $V_{GS} = V_p$, drain current $I_D = 0$. //

71. What is meant by gate-source cutoff voltage?

Sol:- The gate source bias voltage required to reduce the drain current to zero is designated the gate-source cutoff voltage $V_{GS(off)}$. It is equal to pinch-off voltage V_P .

72. What is meant by saturation region?

Sol:- The region of drain characteristic of a FET in which drain current remains fairly constant is called the saturation or Pinch-off region.

73. What is meant by drain-source saturation current I_{DSS} ?

Sol:- The drain current in pinch-off or saturation region with zero gate-source voltage ($V_{GS} = 0$) is referred to the drain-source saturation current I_{DSS} .

74. What is dynamic resistance of JFET?

Sol:- The ratio of change in drain-source voltage to change in drain current at a given gate-source voltage is known as ac drain resistance or dynamic resistance r_d .

$$\Rightarrow r_d = \frac{\Delta V_{DS}}{\Delta I_D} \quad | \quad V_{GS} = \text{constant}$$

75. What is meant by transconductance with reference to JFET?

Sol:- The control that gate-source voltage has over the drain current is measured by the transconductance of a JFET. It may be defined as the ratio of change in drain current to the change in gate-source voltage for a given value of drain-source voltage i.e.

$$g_m = \frac{\Delta I_D}{\Delta V_{GS}} \quad \text{at constant } V_{DS}$$

76. What is the significant difference between the construction of an enhancement type MOSFET & a depletion type MOSFET?

Sol:- In the depletion-type MOSFET a channel is physically constructed & a current between drain & source is due to voltage applied across the drain-source terminals while in enhancement type construction no channel is formed during its construction. Voltage is applied to the gate in case of enhancement type MOSFET, to develop a channel of

charge carriers so that a current results when a voltage is applied across the drain-source terminals. //

77. what is the difference between voltage & current feedback?

Sol:- voltage feedback refers to connecting the output voltage as input to the feedback network while current feedback refers to tapping off some output current through the feedback network. //

78. How do series feedback & shunt feedback differ from each other?

Sol:- series feedback means connecting the feedback signal in series with input voltage while shunt feedback means connecting the feedback signal in parallel with an input current source. //

79. What is the effect of a negative feedback on the input & output impedance of a voltage-series feedback amplifier?

Sol:- series voltage negative feedback increases the input impedance & reduces the output impedance by a factor $(1+AB)$, where AB is the feedback factor. //

80. What is the effect of a negative feedback on the bandwidth of an amplifier?

Sol:- Bandwidth of an amplifier is increased, when negative feedback is introduced, by a factor $(1+AB)$ by which its gain is reduced. //

81. What is an oscillator?

Sol:- oscillator may be defined as the circuit which generates an ac signal of very high frequency without requiring any externally applied input signal or it may be defined as an electronic source of alternating current (or voltage) having sinusoidal or non-sinusoidal (square, sawtooth, or pulse) waveshape. It can also be defined as a circuit that converts dc energy into very high frequency ac energy. //

82. What are the Barkhausen criteria conditions of oscillators?

Ans:-
1. The loop gain of the circuit must be ≥ 1 .
2. The phase shift around the circuit must be zero. //

83. How does a signal generator differ from an ordinary oscillator?

Sol:- The Signal generator, like an ordinary oscillator, is a source of sinusoidal signals but it is also capable of modulating its sinusoidal output signal with other signals.

84. What is an operational Amplifier?

Sol:- An op-amp is a very high gain differential amplifier with high input impedance & low output impedance. An op-amp which can perform arithmetic & logical operations.

85. State assumptions made for analysing ideal OP-AMP?

- Sol:-
1. High input impedance.
 2. Output resistance is zero.
 3. Differential gain is infinity.
 4. If zero signal applied to op-amp there is no output signal.
 5. Common mode rejection ratio is infinite.
 6. slew rate is infinite.

86. Define CMRR?

Sol:- It is defined as the ratio between the differential gain & common-mode gain.

$$\therefore \text{CMRR} = \frac{A_d}{A_c}$$

where, A_d = Differential gain.

A_c = Common-mode gain.

87. Define slew rate?

Sol:- It is defined as the maximum rate at which amplifier output can change in volts/microsecond (V/μs)

$$\Rightarrow \text{Slew Rate} = \frac{\Delta V_o}{\Delta t} \text{ V/μs.}$$

88. Why open-loop application?

Sol:- When an open-loop configuration is operated, the output either goes to positive or negative saturation levels or switches between positive & negative saturation levels & thus clips the output above these levels //

89. Why voltage follower circuit is an ideal device to serve as a buffer amplifier?

Sol:- Voltage follower, because of its three unique characteristics of extremely high input impedance, unity transmission gain, extremely low output impedance, is an ideal device to serve as a buffer amplifier //

90. What is voltage buffer?

Sol:- Voltage buffer is an electronic circuit in which output voltage tracks the input voltage both in sign & magnitude //

91. What are the advantages of using a voltage buffer amplifier?

Sol:- Same as Q. No - (89) //

92. What are the applications of inverting amplifier?

Sol:- Inverting amplifier is a very versatile component & can be used for performing number of mathematical simulation such as analog inverter, Paraphase amplifier, phase shifter, adder, integrator & differentiator //

93. What is differential amplifier?

Sol:- Differential amp. is a combination of inverting & non-inverting amplifier & amplifies the voltage difference between two input lines either of which is grounded //

94. OP-amp is used mostly as an integrator than a differentiator?

Sol:- OP-amp is mostly used as an integrator rather than a differentiator because in differentiator at high freq. gain is high & so high gain noise is also amplified which

Absolutely abstract the differentiated signal. //

95. Where does the starting voltage for an oscillator come from?

Solⁿ:- The oscillator is a device which generates sinusoidal signal by using a dc source. DC source applied maintain a proper flow of current through the oscillator. But the internal noise signal associated with the oscillator device builds up a steady state oscillation condition. //

96. The first stage of an op-amp is a differential amplifier. What is the advantage of this?

Solⁿ:- Whenever is a differential amplifier is taken due to its high input impedance $v_i = 0$ & the total source signal is applied across the input of the device without any load. Again, if $v_i = 0$, the gain $A_v = v_o/v_i = \infty$ i.e. very high. Due to above basic reasons differential amplifier is used at the first stage of an op-amp. //

97. How do you make the gain of an operational amplifier finite? Justify.

Solⁿ:- The gain of an operational amplifier can be made finite by using a feedback connection. //

98. What type of feedback a sinusoidal oscillator uses?

Why?

Solⁿ:- A sinusoidal oscillator uses positive feedback.

By using positive feedback,

$$A_f = \frac{A}{1 - AP}$$

where, A = open-loop gain.

A_f = Gain with feedback.

$1 - AP$ = closed-loop gain.

Now, if it will make $AP = 1$. Then

$$A_f = \frac{A}{\infty} \Rightarrow \frac{v_o}{v_s} = \infty$$


$\Rightarrow v_s = 0$ i.e. we will get output without applying input signal. //

i.e. we will get output without applying input signal. //

99. Draw the circuit diagram of voltage follower using op-amp.



operational amplifier ?

Sol:-




100. Draw a square wave generator using an operational amplifier ?

Sol:-



101. Draw the output waveform, to scale of the following circuit ;



Sol:- On the fig.

$$V_a = V_b = 2\sin 30^\circ$$

$$\begin{aligned} \text{Here, } f_1 &= \frac{0 - V_a}{R_1} = \frac{0 - 2\sin 30^\circ}{1k} \\ &= \frac{-2\sin 30^\circ}{1k} \end{aligned}$$

$$I_f = \frac{V_a - V_o}{R_f}$$

$$\Rightarrow I_f = \frac{28\sin 30^\circ - V_o}{1k}$$


APPLY KCL at point 1;

$$\Rightarrow I_1 - I_f = 0$$

$$\Rightarrow I_1 = I_f$$

$$\text{So, } \frac{-28\sin 30^\circ}{1k} = \frac{28\sin 30^\circ - V_o}{1k}$$

$$\Rightarrow V_o = -48\sin 30^\circ //$$




102. How BJT can be used as a switch?

Soln:- When 'Q' point situated at cut off & saturation point, means when 'Q' point is at saturation point at that time both emitter-base junction & collector-base junction of transistor are forward biased resulting max^m current. So, that transistor will operate as 'ON' switch.

Similarly, when 'Q' point is at cut off point at that time both junction becomes reverse bias so that transistor will operate as 'OFF' switch. //

103. What is the simple circuit used for demodulation of AM signal?

Soln:- The simple circuit used for demodulation of AM signal is diode detector or envelope detector.



104. What is the circuit responsible for displaying analog voltage in a digital multimeter?

Soln:- The circuit responsible for displaying analog voltage in a digital multimeter is analog to digital converter. //

105. What should be the ideal input impedance of a voltmeter?
Why?

Sol:- The ideal input impedance of a voltmeter is infinite.
If input impedance will very high, the voltage to be measured is directly applied to the meter & we will get the perfect value, as input current is zero & also voltage is zero.
Hence, $V_o = V_s$.

106. Why the time base in a CRO is of saw-tooth type?

Sol:- The sawtooth nature of horizontal time base drives the applied input voltage at a constant rate.

It provides the necessary left to right horizontal deflection for the verified signal so that proper viewing is possible. //

107. What are FM modulation & AM modulation index?

Sol:- AM modulation index :-

The ratio of change in carrier amplitude to the original carrier amplitude is called modulation index or depth of modulation.

$$\text{So, } m_a = \frac{E_m}{E_c}$$

where, E_m = max^m amplitude of base-band signal.

E_c = max^m amplitude of carrier signal.

$$\text{So, } m_a = \frac{E_{\max} - E_{\min}}{E_{\max} + E_{\min}}$$

FM modulation index :-


If is defined as the ratio of change in carrier frequency to the modulating frequency.

$$\Rightarrow P = \frac{\Delta f}{f_m}$$

$$= \frac{\text{change in freq w.r.t carrier freq}}{\text{modulating freq}} //$$

108. Give the comparison between an amplifier & an oscillator?

Sol:-



An amplifier produces an output signal whose waveform is similar to the input signal but whose power level is generally high. The additional power is provided by the external d.c. source. Hence, an amplifier is essentially an energy converter i.e. it takes energy from d.c. source & converts it into ac energy at signal frequency. The process of energy conversion is controlled by the input signal. If there is no input signal, there is no energy conversion & there is no output signal.

The oscillator does not need an external signal either to start or maintain energy conversion process. It keeps producing an output signal so long as the dc power source is connected. //

109. Why the time-base in a CRO is of saw-tooth type?

Sol:- The saw-tooth nature of the horizontal time-base drives the applied input voltage at a constant rate. It provides the necessary left to right horizontal deflection for the vertical signal so that proper viewing is possible. //

110. List four timing parameters of a flip-flop.

Sol:- 1. Propagation delay of gates used in the flip-flop.

2. Width of clock pulse.

3. Set up time.

4. Hold time. //

111. What are the resolution of 12 bits & 16 bits D/A converter?

Sol:- Resolution of D/A converter is given by,

$$\Rightarrow R = \frac{1}{2^n}$$

where. $N = \text{no. of bits}$.

If the resolution is 12-bits,

$$\Rightarrow R = \frac{1}{2^{12}} = \frac{1}{4096}$$

If the resolution is 16-bits.

$$\Rightarrow R = \frac{1}{2^{16}} = \frac{1}{65536} //$$

112. An amplifier has an input voltage of 8 mV & output voltage of 480 mV. The input current is in phase with voltage is 200 μA, power gain is 3000. Determine
(i) voltage gain (ii) output current?

Sol:- Given,

$$V_i = 8 \text{ mV}$$

$$V_o = 480 \text{ mV}$$

(i) voltage gain, $A_v = \frac{V_o}{V_i} = \frac{480}{8} = 60 \text{ mV}$

(ii) Power gain, $\frac{P_o}{P_i} = 3000$

$$\Rightarrow \frac{V_o I_o}{V_i I_i} = 3000$$

$$\Rightarrow I_o = 3000 \times \frac{V_i}{V_o} \times I_i$$

$$= 3000 \times \frac{8}{480} \times 0.2 \text{ mA}$$

$$= 10 \text{ mA. } //$$

113. For what a triggering circuit is provided in a CRO?

Sol:- In a CRO, a triggering circuit is provided for synchronising two types of deflections so that horizontal deflection starts at the same point of the input vertical signal each time it sweeps. //

114. For what electron gun assembly is provided in a CRT?

Sol:- The sole function of an electron gun assembly in a CRO is to provide a narrow & sharply focused electron beam which is accelerated towards the phosphor screen. //

115. What is meant by deflection sensitivity of a CRO?

Sol:- The deflection sensitivity of a CRO is defined as the vertical deflection of the beam on the screen per unit deflecting voltage. //

116. What is meant by deflection factor of a CRO?

Sol:- The deflection factor of a CRO is the reciprocal of the deflection sensitivity. //

117. Name two applications of a CRO?

Sol:- Measurement of phase difference & frequency of a voltage signal. //

118. What is time base of a CRO?

Sol:- (i) The spot moves from left to right over the same path again for every ~~one~~ cycle of saw-tooth voltage applied to the horizontal deflection plates, so a horizontal line appears on the screen of CRO.

(ii) The spot moves from left to right on the screen with uniform speed. thus it produces a linear time base to display function of time on the screen of CRO. //

119. What are the advantages & disadvantages of crystal oscillator?

Sol:- Advantages :-

1. It is very simple circuit as it does not need any tame circuit other than crystal itself.

2. Different oscillation freq can be had by simple replacing one crystal with another.

3. The Q-factor, which is measure of the quality of resonance circuit of a crystal, is very high. The Q-factor of a crystal may range from 10^4 to 10^6 whereas the LC circuit may have a Q-factor only of the order of 100. //

Disadvantages :-

1. The crystal oscillators have a very limited tuning range. They are ~~not~~ used for freq exceeding 100 KHz.

2. The crystal oscillators are fragile &, therefore, can only be used in low power circuits. //

120. What are the
shift oscillator?

Sol:- Advantages :-

1. It is cheap & simple circuit as it contains resistors & capacitors.
2. It provides good freq stability.
3. The output is sinusoidal that is quite distortion free.
4. They have very wide range of freq (from few Hz to several KHz).
5. The phase-shift oscillator circuit is much simpler than the Wien bridge oscillator circuit because it does not need negative feedback.

Disadvantages :-

1. The output is small. It is due to smaller feedback.
2. It is difficult for the circuit to start oscillations as the feedback is usually small.
3. The freq stability is not as good as that of Wien bridge oscillator.

121. Find the modulation index in an AM system where $m(t)$ is $\sin 200\pi t$ & $c(t)$ is $4 \sin 2000\pi t$?

Sol:-

Given,

$$m(t) = \sin 200\pi t$$

$$\therefore A_m = 1$$

$$\& c(t) = 4 \sin 2000\pi t$$

$$\therefore A_c = 4$$

$$\text{Now, Mod index} \Rightarrow m = \frac{A_m}{A_c} \times 100$$

$$= \frac{1}{4} \times 100 = 25\%$$

122. A Lissajous pattern on a CRO has 5 horizontal tangencies & a vertical input has 1 kHz. What is the freq of horizontal of the vertical input?



Given, $\frac{f_o}{f_v} = \frac{5}{2}$

$\therefore f_o$ = freq of horizontal input.

f_v = freq of vertical input.

If $f_o = 1 \text{ kHz}$

So, $\frac{f_o}{f_v} = \frac{5}{2}$

$$\Rightarrow f_v = \frac{2 \times f_o}{5} = \frac{2 \times 1}{5} = 0.4 \text{ kHz. } //$$

123. List four timing parameters of a flip-flop?

- Sol:- 1. Propagation delay of gates used in the flip-flop.
 2. width of clock pulse.
 3. set up time.
 4. Hold time. //

124. The output voltages of an amplifier with 10V at 5kHz & 7.07V at 25kHz. What is the decibel change in the output power level?

Sol:- Given,

$$O/P \text{ voltage } \Rightarrow V_o = 10 \text{ V}$$

$$I/P \text{ voltage } \Rightarrow V_i = 7.07 \text{ V}$$

$$\text{Power level} = 20 \log_{10} \frac{V_o}{V_i}$$

$$= 20 \log_{10} \frac{10}{7.07} = 3 \text{ db. } //$$

125. A three stage amplifier has first stage voltage gain of 100, 200 for 2nd stage, 3rd stage voltage gain of 400. Find the total voltage gain in db?

Sol:- In multistage amp., voltage gain = $20 \log_{10} (A_1 A_2 A_3)$

$$= 20 \log_{10} (100 \times 200 \times 400)$$

$$= 138 \text{ db. } //$$



LONG QUESTIONS

~~Answe~~

1. Distinguish between majority & minority carriers. Explain the formation of depletion layer in a PN-junction?

Sol:- The N-type material has large no. of free electrons whereas P-type material has large no. of holes. At room temp., some of co-valent bond breaks & thus gives equal no. of free electrons & holes but more no. of electrons are present due to effect of impurity. So, N-type material has electrons as the majority carrier & holes as minority carrier.

Similarly, P-type material has holes as majority carrier & free electrons as minority carrier.

Formation of Depletion layer :-

The process of diffusion takes place for sometimes & then stops. Because of electrostatic induction the continuous entry of -ve charge electrons to the P-type creates a -ve layer beside the junction. Similarly, the continuous entry of +ve charge holes to the N-type creates a layer of +ve charge beside the junction.


P	N		
0 (+)	0	+	-
0	0	+	-
0	0	+	-

Now, when electron will try to jump to the P-type, the -ve charge layer will repel it back, and holes will jump to the N-type, the +ve layer will repel it back. Hence, the barrier is established near the junction which prevents the process of diffusion. That barrier is called potential barrier. The region occupied by potential barrier is known as depletion layer.


Q. Explain the V-I characteristic of p-n junction diode?

Is this diode a linear device?


Sol:-



→ When an external voltage is zero, the circuit is open & the potential barrier at diode does not permit the current flow. The current is zero at point 'O'.



→ When voltage ' V ' is applied, switch is closed i.e. +ve terminal of battery is connected to P-type & -ve terminal of battery is connected to N-type, the potential barrier is reduced. So, current flowing in the circuit is increase in forward voltage. In V-I characteristic of diode, the current flow from O to A very slowly & the curve is non-linear. After A , the current raises very sharply with increase in external voltage.



→ When voltage is reversed, switch is closed i.e. -ve terminal of battery is connected to P-type & +ve terminal of battery is connected to N-type, the potential barrier is increased. So, no current flow through the circuit.

But if reverse bias is increased, the n.e. of minority carriers (i.e. electrons in P & holes in N) is

3.


Sol



Scanned with OKEN Scanner

increased, as a result very small amount of current (μA) flows in reverse biased.

If reverse voltage is increase further, n.e. of minority carrier high such that junⁿ may breakdown. This may destroy the junⁿ. Permanently. This phenomenon is known as avalanche breakdown.



V-I characteristic of diode //


3. Draw the circuit diagram of full-wave rectifier & derive the expression for d.c. output voltage, d.c. output current, & ripple factor?

Sol:- In full-wave rectifier, current flows through the load in same dirⁿ for both half-cycle of input a.c. voltage.


For +ve half-cycle of input voltage one diode supplies current to load & for -ve half-cycle other diode does so.

→ centretapped rectifier.


→ Bridge rectifier.



(circuit Diagram of centretapped rectifier)



(Circuit Diagram of Bridge rectifier)



From the output waveform,

$$V_0 = V_m \sin \omega t, \quad 0 \leq \omega t \leq \pi$$

$$V_0 = -V_m \sin \omega t, \quad \pi \leq \omega t \leq 2\pi \quad (-ve \text{ sign} \text{ indicate that the sine wave is inverted})$$

$$V_{dc} = \frac{\text{Area under the curve over full-cycle}}{\text{Base}}$$

$$\text{Area} = \int_0^{2\pi} V_0 \cdot d(\omega t)$$

$$= \int_0^{\pi} V_0 \cdot d(\omega t) + \int_{\pi}^{2\pi} V_0 \cdot d(\omega t)$$

$$= \int_0^{\pi} V_m \sin \omega t \cdot d(\omega t) + \int_{\pi}^{2\pi} -V_m \sin \omega t \cdot d(\omega t)$$

$$= V_m [-\cos \omega t]_0^{\pi} + V_m [\cos \omega t]_{\pi}^{2\pi}$$

$$= V_m [-\cos \pi - (-\cos 0)] + V_m [\cos 2\pi - \cos \pi]$$

$$= V_m [1 + 1] + V_m [1 + 1] = 4V_m$$

$$V_{dc} = \frac{4V_m}{2\pi} = \frac{2V_m}{\pi}$$

$$\therefore I_{dc} = \frac{V_{dc}}{R_L} = \frac{2V_m}{\pi R_L} = \frac{2I_m}{\pi} \quad (\because I_m = \frac{V_m}{R_f + R_L})$$

if diode is ideal,

$$R_f = 0 \\ \text{so, } I_m = \frac{V_m}{R_L}$$

Ripple factor :-

The ratio of rms value of a.c. component to the d.c. component in the rectifier output is known as ripple factor.

$$\Rightarrow R.F. = \frac{I_{ac}}{I_{dc}}$$

By definition,

$$I_{rms} = \sqrt{I_{ac}^2 + I_{dc}^2}$$

$$\Rightarrow I_{rms}^2 = I_{ac}^2 + I_{dc}^2$$

$$\Rightarrow I_{ac}^2 = I_{rms}^2 - I_{dc}^2$$

$$\Rightarrow I_{ac} = \sqrt{I_{rms}^2 - I_{dc}^2}$$

Divide I_{dc} on both sides, we get :

$$\Rightarrow \frac{I_{ac}}{I_{dc}} = \frac{1}{I_{dc}} \sqrt{I_{rms}^2 - I_{dc}^2}$$

$$\Rightarrow R.F. = \sqrt{\left(\frac{I_{rms}}{I_{dc}}\right)^2 - 1} \rightarrow (1)$$


for full-wave rectifier,

$$\Rightarrow R.F. = \sqrt{\left(\frac{I_m/\sqrt{2}}{2I_m/\pi}\right)^2 - 1} = \sqrt{\frac{\pi^2}{8} - 1}$$

$$= 0.482$$

4. Explain the working function of Half-wave rectifier?


Sol:- The half-wave rectifier is a device which rectifies only one half of signal & blocks the other.



(Ckt diagram)


→ The circuit consists of a step-down transformer to which a.c. input is applied. To the secondary winding of transformer a crystal diode is connected. A diode resistance R_L is connected in series with the diode across which d.c. o/p is obtain.

→ When a.c. voltage is fed to the primary winding of transformer, the voltage is transferred to the secondary winding. When +ve half-cycle is passed through crystal diode, the arrowhead of diode becomes +ve with respect to bar. Hence, diode behaves as forward biased & short circuit.




$$\Rightarrow V_o = V_{in}$$

→ When -ve half-cycle is passed through crystal diode, the arrowhead of diode becomes -ve with respect to bar. Hence, diode behaves as reverse biased & open circuit.



$$\Rightarrow V_o = 0V$$


→ The wave-form is,



//

5. Find the expression for current gain, voltage gain of the CE configuration from the small-signal hybrid model.

Sol:-



From hybrid-model the eqns are,

$$v_1 = h_{11} I_1 + h_{12} V_2$$

$$I_2 = h_{21} I_1 + h_{22} V_2$$

$$\text{current gain, } A_i = \frac{I_2}{I_1}$$

$$\therefore I_2 = h_{21} I_1 + h_{22} V_2$$

$$= h_{21} I_1 - h_{22} I_2 R_L \quad (\because V_2 = -I_2 R_L)$$

$$\Rightarrow I_2 + h_{22} I_2 R_L = h_{21} I_1$$

$$\Rightarrow I_2 (1 + h_{22} R_L) = h_{21} I_1$$

$$\Rightarrow \frac{I_2}{I_1} = A_i = \frac{h_{21}}{1 + h_{22} R_L} = \frac{h_{fe}}{1 + h_{oe} R_L}$$

Input impedance, $Z_i = \frac{V_1}{I_1}$

$$\therefore V_1 = h_{11} I_1 + h_{12} V_2$$

$$\text{So, } Z_i = \frac{h_{11} I_1 + h_{12} V_2}{I_1}$$

$$= h_{11} + h_{12} \frac{V_2}{I_1}$$

$$\& I_2 = h_{21} I_1 + h_{22} V_2$$

$$\Rightarrow -\frac{V_2}{R_L} = h_{21} I_1 + h_{22} V_2 \quad (\because V_2 = -I_2 R_L)$$

$$\Rightarrow I_2 = -\frac{V_2}{R_L}$$

$$\Rightarrow -\frac{V_2}{R_L} - h_{22} V_2 = h_{21} I_1$$

$$\Rightarrow -V_2 \left[h_{22} + \frac{1}{R_L} \right] = h_{21} I_1$$

$$\Rightarrow \frac{V_2}{I_1} = \frac{-h_{21}}{h_{22} + \frac{1}{R_L}}$$

$$\& Z_i = h_{11} + h_{12} \frac{V_2}{I_1}$$

$$= h_{11} + h_{12} \left[\frac{-h_{21}}{h_{22} + \frac{1}{R_L}} \right]$$

$$= h_{11} - \frac{h_{12} h_{21}}{h_{22} + \frac{1}{R_L}} = h_{ie} - \frac{h_{re} h_{fe}}{h_{oe} + \frac{1}{R_L}}$$

Voltage gain, $A_V = \frac{V_2}{V_1}$

We know,

$$Z_{in} = \frac{V_1}{I_1}$$

$$\Rightarrow V_1 = I_1 \times Z_{in}$$

So,

$$A_V = \frac{V_2}{I_1 \times Z_{in}} = \frac{1}{Z_{in}} \times \frac{V_2}{I_1}$$

$$= \frac{1}{Z_{in}} \times \frac{-h_{21}}{h_{22} + \frac{1}{R_L}} = \frac{1}{Z_{in}} \times \frac{-h_{fe}}{h_{oe} + \frac{1}{R_L}}$$



Scanned with OKEN Scanner

Q6. Draw an emitter follower circuit & derive its voltage gain, input impedance model?

Sol:-


→ When the o/p is taken from the emitter terminal of the transistor, the o/p is referred to as an emitter follower.

→ The output voltage is always slightly less than the input voltage but a voltage gain, $A_v \approx 1$.


Hence, as the o/p voltage is in phase with the input, so that of the input with o/p voltage has a magnitude almost equal

→ Emitter-follower configuration has high i/p impedance,

but low o/p impedance.



(Ckt diagram)



(r_e - Model)

Input impedance, z_i

$$z_i = R_B \parallel z_b$$

$$\therefore z_b = \beta R_E + (\beta + 1) R_E$$

with $\beta \gg 1$

$$\Rightarrow z_b \approx \beta R_E + \beta R_E \stackrel{\approx}{=} \beta (R_E + R_E)$$

$$\Rightarrow z_b \approx \beta R_E$$

$$\text{So, } z_i = R_B \parallel \beta R_E$$

Output impedance, z_o

$$\text{Now, } I_b = \frac{V_i}{z_b}$$

$$I_e = (\beta + 1) I_b = (\beta + 1) \frac{V_i}{z_b}$$

$$= (\beta + 1) \frac{V_i}{\beta R_E + (\beta + 1) R_E}$$

$$= \frac{(\beta + 1)V_i}{\beta R_E + (\beta + 1)R_E} = \frac{V_i}{\left(\frac{\beta}{\beta + 1}\right)R_E + R_E}$$

But $\beta \gg 1$, so,

$$I_e \approx \frac{V_i}{R_E + R_E}$$

for o/p imp., take $V_i = 0$

$$\therefore z_o = R_E \parallel R_E$$


usually, $R_E \gg R_E$

$$\text{So, } z_o \approx R_E$$

Voltage Gain, A_v .

According to above fig.,

$$V_o = \frac{R_E \times V_i}{R_E + R_E}$$



$$\Rightarrow \frac{V_o}{V_i} = \frac{R_E + R_F}{R_E} = A_v$$

Usually $R_E \gg R_F$

$$\therefore R_E + R_F \approx R_E$$

$$\Rightarrow A_v \approx \frac{R_E}{R_B} \approx 1$$

current gain, A_i ,

from r_e -model,

$$I_b = \frac{R_B I_i}{R_B + z_b}$$

$$\Rightarrow \frac{I_b}{I_i} = \frac{R_B}{R_B + z_b}$$

$$\{ I_o = -I_e = -(\beta + 1) I_b$$

$$\Rightarrow \frac{I_o}{I_b} = -(\beta + 1)$$

$$\text{current gain, } A_i = \frac{I_o}{I_b} = -(\beta + 1) \frac{R_B}{R_B + z_b}$$

As $\beta \gg 1$


$$\text{so, } \beta + 1 \approx \beta$$

Hence,
$$A_i \approx -\frac{\beta R_B}{R_B + z_b}$$

//

7. Derive an expression for voltage gain, input imp. & output imp. with feedback of a voltage-series feedback amplifier?

Soln:-



The above fig. shows the voltage-series feedback connection with a part of output voltage feedback in series with input signal. If there is no feedback voltage, $v_f = 0$

$$\text{So, Gain } (A) = \frac{V_o}{V_i} \rightarrow (1)$$

If v_f is connected in series with input, then,

$$V_S = V_i + v_f$$

$$\Rightarrow V_i = V_S - v_f \rightarrow (2)$$

From equⁿ (1),

$$V_o = A V_i$$

$$= A(V_S - v_f)$$

$$= A V_S - A v_f = A V_S - A \beta V_o \quad (\because v_f = \beta V_o)$$

$$\Rightarrow V_o + A \beta V_o = A V_S$$

$$\Rightarrow V_o (1 + A \beta) = A V_S$$

$$\Rightarrow \boxed{\frac{V_o}{V_S} = A_{v_f} = \frac{A}{1 + A \beta}} \rightarrow (3)$$

From equⁿ (2),

$$V_i = V_S - v_f$$

$$\Rightarrow V_S = V_i + v_f$$

$$= T_i Z_i + \beta V_o = T_i Z_i + \beta A V_i$$

$$= T_i Z_i + A \beta T_i Z_i$$

$$= T_i Z_i (1 + A \beta)$$

$$\Rightarrow \boxed{\frac{V_S}{T_i} = Z_i (1 + A \beta)}$$

$$\Rightarrow \boxed{Z_{if} = Z_i (1 + A \beta)} \rightarrow (4)$$

The o/p imp. is determined by applying only voltage v , current I with $V_S = 0V$.


$$\text{So, } V_o = T_o Z_o + A V_i$$

$$= T_o Z_o + A(-v_f)$$

$$(\because V_S = V_i + v_f$$

$$\Rightarrow V_i = -v_f)$$


$$\begin{aligned}
 V_0 &= R_0 Z_0 - A v_f \\
 &= R_0 Z_0 - A B V_0 \\
 \Rightarrow V_0 (1 + AB) &= R_0 Z_0 \\
 \Rightarrow \frac{V_0}{R_0} &= \frac{Z_0}{1 + AB} \\
 \Rightarrow \boxed{Z_{0f} = \frac{Z_0}{1 + AB}} &\rightarrow (5)
 \end{aligned}$$



(Equivalent circuit)

8. Explain the crystal oscillator with circuit diagram?

Ans:- A tank circuit (L_1, C_1) is placed in the collector of a crystal mounted between two plates of connected to the base of transistor. The coil L_1 is inductively coupled to L_2 . The natural freq of L_1, C_1 circuit is made equal to natural freq of crystal to create resonance.



When the circuit is switched on it discharges through L_1 . The oscillations produced across L_1 are transferred to L_2 through transformer action. The positive feedback i.e. a phase difference of 180° is caused by transformer & further 180° by transistor action, thus the output is in phase with input which is fed to input of the transistor thus providing oscillations. A crystal oscillator can generate a freq between 5Hz to 25MHz with high reliability. Hence, the oscillator is frequently used in audio devices.

Advantages :-


- It is very simple circuit as it doesn't need any tank circuit other than crystal itself.
- Different oscillation freq can be had by simple replacing one crystal with another.
- The Q-factor, which is measure of the quality of resonance circuit of a crystal is very high. The Q-factor of a crystal may range from 10^4 to 10^6 whereas the LC circuit may have a Q-factor only the order of 100.

Disadvantages :-

- The crystal oscillation have a very limited tuning range. They are used for freq exceeding 100KHz.
- The crystal oscillator are fragile & therefore can only be used in low power circuits.

Q. Explain RC - Phase shift oscillator using BJT & OP-Amp & write its advantages & disadvantages. ?

Sol:- A Phase shift circuit essentially consists of an RC-network. The fig. shows a single section of RC-network. It can be shown that alternating voltage v_o appear across the R leads the applied voltage v_i by ϕ . The ϕ depends upon the value of R & C. If resistor R is varied, the value of ϕ is also



the voltage v_1 by 90° zero, i.e., $\phi = 90^\circ$, the output voltage v_o leads.


$$\phi = \tan^{-1} \frac{x_c}{R}$$

$$= \tan^{-1} \frac{1}{2\pi f R C}$$

When $R = 0$

$$\Rightarrow \phi = \tan^{-1} \infty = 90^\circ$$

But practically $R \neq 0$, so for practical purpose we chose the value of R & C such that ϕ becomes 60° . So, we get 180° phase shift. So, we require three RC circuit is given below:




The freq of oscillation in RC phase-shift oscillator is given by,

$$f = \frac{1}{2\pi R C \sqrt{6}}$$

where, $R_1 = R_2 = R_3 = R$


$C_1 = C_2 = C_3 = C$



When the switch is ON, the output voltage V_o of the amplifier is fed back through the feedback network. This network produces a phase shift of 180° of voltage E_i . This network produces a phase shift of 180° of voltage E_i . This network produces a phase shift of 180° of voltage E_i . This network produces a phase shift of 180° of voltage E_i .

A phase shift of 180° is produced by transistor amplifier.

A phase shift of 180° is produced by amplifier. A further phase shift of 180° is produced by the RC network. As a result, the phase shift of entire loop is 360° .



(RC Phase shift osc. using OP-AMP)

The OP-AMP is used in the inverting mode therefore any signal that appears at the inverting terminal is shifted by 180° at output. An additional 180° phase shift required for oscillation is provided by the cascaded RC networks. Thus the total phase shift around the loop is 360° . Now at the some specific freq when the phase shift of the cascaded RC networks is exactly 180° & the gain of the amplifier is sufficiently large, the ckt will oscillate at that freq.

Advantages :-


- It is cheap & simple circuit as it contains resistors & capacitors.
- It provides good freq stability.
- The output is sinusoidal that is quite distortion free.
- They have a wide freq range (few Hz to several 100 kHz).

Disadvantages :-

- The output is small. It is due to smaller feedback.
- It is difficult for the ckt to start oscillation as the feedback is usually small.

10. Explain OP-Amp as differentiator & integrator. Sketch the input & output waveform?

Sol:- OP-Amp as Integrator;



A circuit whose voltage at output is the integral of input voltage waveform is the integrator.

Expression for o/p voltage;

Apply KCL at A,

$$I_i - I_f = 0$$

$$\Rightarrow I_i = I_f$$

$$\Rightarrow \frac{V_{in} - 0}{R} = C_f \frac{d}{dt} (V_c)$$

$$\Rightarrow \frac{V_{in}}{R} = C_f \frac{d}{dt} (0 - V_o)$$

$$\Rightarrow \frac{V_{in}}{R} = - C_f \frac{dV_o}{dt}$$





$$\Rightarrow \frac{dv_o}{dt} = -\frac{1}{R C_f} \cdot v_{in}$$

Integrating both sides w.r.t time,


$$\Rightarrow \int dv_o = -\int \frac{1}{R C_f} \cdot v_{in} dt$$

$$\Rightarrow v_o = -\frac{1}{R C_f} \int v_{in} dt$$

Input & output waveforms;



OP-Amp as differentiator;



The circuit in which the output waveform is the derivative of input waveform is called differentiator ckt.

Expression of o/p voltage;

Apply KCL at A,

$$I_C - I_F = 0$$

$$\Rightarrow I_C = I_F$$


$$\Rightarrow C \cdot \frac{dV_C}{dt} = \frac{0 - V_0}{R_f}$$

$$\Rightarrow C \cdot \frac{d}{dt} (V_{in} - 0) = - \frac{V_0}{R_f}$$

$$\Rightarrow C \cdot \frac{dV_{in}}{dt} = - \frac{V_0}{R_f}$$

$$\Rightarrow V_0 = - C R_f \frac{dV_{in}}{dt}$$

Input & output waveforms;



11. What is digital communication techniques? Explain the Sampling theorem related with this?

Sol:- Basics Digital communication Techniques;

→ In a digital communication a base band digital information i.e. binary data is transmitted over bandpass communication channel.

→ The signals which are lies continuous i.e. analog.

→ Hence these signals have to be converted into some digital form prior to actual transmission. This involves a process of Analog to Digital (A/D) conversion.

→ In the receiver the reverse process has to be facilitated is Digital to Analog conversion (D/A) in order to obtain the base band signal.

→ For conversion of analog signal ^{source} into digital form we need three process i.e. Sampling, Quantization & encoding.

Sampling :

→ Sampling process is used to convert a continuous time signal into discrete time signal.

Signal into discrete time signal based on the sampling theorem

→ Sampling process is based on the sampling theorem which having two parts:

⇒ A band limited signal of finite energy which has no freq component higher than f_m Hz is completely described by its sample value at uniform intervals less than or equal to $\frac{1}{2f_m}$.

⇒ A band limited signal of finite energy which has no freq component higher than f_m Hz may be completely received from the knowledge of its samples taken at a rate of $2f_m$ samples per second.

When combines both statements it gives sampling theorem which states that;

"A continuous time signal may be completely represented in its samples & recovered back if the sampling freq is $f_s \geq 2f_m$. Here, f_s is the sampling freq & f_m is max freq present in the signal".




Fig. (a)

A signal $m(t)$ which is to be sampled.




Fig. (c)

The sampling op^r is performed in a multiplier.





Fig. (b)

The sampling funⁿ $s(t)$, consists of train of very narrow amplitude.




The samples of the signal $m(t)$.

Hence, in the sampling process sufficient no. of samples of the signals are taken so that the signal can be successfully recovered from these samples. //

12. Draw the functional block diagram of CRO ?

Sol:- The CRO is an extremely useful instrument used for studying wave shape of alternating currents & voltages as well as for measurement of voltage, current, power & freq. It allows the user to see the amplitude of electric signals as a function of time on the screen.



→ CRT :- It is the heart of the CRO. It generates the electron beam, accelerates the beam to a high velocity, deflects the beam to create the image & contains a phosphorous screen where the electron beams becomes visible.

→ Power Supply :- It contains two voltages i.e. low voltage supply which is required for the operation of different circuit & generation of electron beam. High voltage supply of the order of few thousand is required for CRT to accelerate the beam.

→ Deflection plates :- It consists of Horizontal & vertical deflection plates which are fitted between electron gun & create a visible spot according to the input signal by deflecting the beam.


The signal which is to be measured is applied in vertical deflection plates of a sweep signal (saw tooth)

Signal is applied to the horizontal deflection plate which deflects the spot with a constant time dependent rate in X-axis (horizontal).

→ Triggering circuit :- It is provided for synchronizing two types of deflection so that horizontal deflection spot starts at same point of the input vertical signal each time it sweeps.

13. Explain the principle & operation of fibre optics communication system ?

Sol:-



14. 8

Sol:-

→ Message origin :- It is the area from where message is originated or transmitted.

→ Transducer :- It is a device which converts a non-electrical quantity into electrical quantity.

→ Modulator :- Modulation is the process in which the characteristic of signal (amplitude, phase & freq) varies according to the intensity of signal.

→ Carrier source :- The carrier source is responsible for carry the information from source to destination & also propagated to long distances.

→ Information channel :- It is the path through which the exchange of information takes place from source to destination.

construction

→ It insulates

→ Free

→ A H

n-ch

(i) st

(ii) th


(iii) du

son

- Detector :- It is also called demodulator, where the process of demodulation takes place i.e. here the information signal is separated from carrier.
- Signal Processor :- Now the detected signal is filtered & amplified by the help of signal processor.
- Output :- Now the receiver receives the message output after it is processed. //

14. Explain the construction & working of N-channel DE-MOSFET ?

Sol:-



Construction :-


- It consists of a conducting bar n-type material with an insulated gate on the left & p-substrate on the right.
- Free electrons flow from source to drain through n-channel
- A thin layer of SiO_2 is deposited on the left of the n-channel which reveals that;
- (i) it increases the input impedance of MOSFET.
- (ii) there is no direct contact between the gate & channel.
- (iii) due to this, a negligible gate current flows from source to drain when V_{GS} is +ve..

Operation :-


- There are two types of operations ;
 - (i) Depletion - type MOSFET , when V_{GS} is -ve.
 - (ii) Enhancement - type MOSFET, when V_{GS} is +ve.
- Since D-MOSFET can operate in two modes i.e. depletion as well as enhancement . So, it is called DE-MOSFET.
- The principle of working of D-MOSFET is based on the working of parallel plate capacitor . If one plate of capacitor is +ve it induce a -ve charge on the opposite plate & viceversa.
- In MOSFET, one plate of parallel plate capacitor is gate & other is the n-channel & the SiO_2 layer is act as dielectric.
- When $V_{GS} = 0\text{V}$, the drain current flows from Source to Drain . So, $I_D = I_{DSS}$.
- When $V_{GS} = -\text{ve}$, it repels the electrons from n-channel to move towards the p-substrate & attract the holes from p-substrate . As a result , the recombination of electrons & holes are takes place which will reduce the no. of free electrons in n-channel. At sufficient gate-source voltage $V_{GS(\text{off})} = V_P$.
- When $V_{GS} = +\text{ve}$, the +ve gate will draw additional free electrons from p-substrate . As V_{GS} will continuously increase , I_D will increase in rapid rate.

Characteristics :-

⇒ Drain characteristics :-




⇒ Transfer characteristics :-



15. Explain the construction & working of enhancement-mode MOSFET ?

Sol:-




Symbol

Construction:-
→ The E-MOSFET has no depletion mode & it operates in enhancement mode.
→ The primary difference between D-MOSFET & E-MOSFET is there is absence of channel in between drain & source.

Operations:-

→ When $V_{GS} = 0V$, $I_D = 0mA$ & no current will flow from source to drain, as there is no-channel between source & drain.



- When $V_{GS} = -ve$, it will attracts the holes from p-substrate & create a layer of holes between source & drain. So, also no current will flow from source to drain.
- When $V_{GS} = +ve$, it will repels the holes from p-substrate & attract the minority carriers (electrons) present in the p-substrate. If $V_{GS} = 1V$, it will attract less amount of electrons & if V_{GS} value increases than more no. of electrons will attract towards the SiO_2 layer. This effect will create a thin layer of n-channel in p-substrate & this layer is called n-type inversion layer (threshold voltage V_{th}).

The saturation level of V_{DS} is related to V_{GS} by,


$$V_{DS(\text{sat})} = V_{GS} - V_{th}$$

For $V_{GS} < V_{th}$, $I_D = 0 \text{ mA}$


$$V_{GS} > V_{th}, \quad I_D = K (V_{GS} - V_{th})^2$$

where, $K = \text{constant}$.

→ Draw characteristics :-




→ Transfer characteristics :-



16. Explain Full adder using logic diagram & Realise it using NAND & NOR gates ?

Sol:- It is a combinational logic circuit that performs the addition of 3 binary bits. The result produce sum & carry.



Inputs			Sum <u><u>S</u></u>	Carry <u><u>C_{out}</u></u>
<u><u>$A(x)$</u></u>	<u><u>$B(y)$</u></u>	<u><u>$C_{in}(z)$</u></u>		
0	0	0	1	0
0	0	1	1	0
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	0	1
1	1	0	1	1
1	1	1		

For sum ;


$\bar{y}z$	$\bar{y}\bar{z}$	$\bar{y}z$	$y\bar{z}$	$y\bar{z}$
\bar{x}		1		1
x	1		1	

$$\begin{aligned} \text{So, } S &= \bar{x}\bar{y}\bar{z} + \bar{x}y\bar{z} + x\bar{y}\bar{z} + xy\bar{z} \\ &= \bar{x}(\bar{y}\bar{z} + y\bar{z}) + x(\bar{y}\bar{z} + y\bar{z}) \\ &= \bar{x}(y \oplus z) + x(y \oplus z) \\ &= \bar{x}A + x\bar{A} \quad (\because A = y \oplus z) \\ &= x \oplus A \\ \Rightarrow S &= x \oplus y \oplus z. \end{aligned}$$

For carry ;

$\bar{y}z$	$\bar{y}\bar{z}$	$\bar{y}z$	$y\bar{z}$	$y\bar{z}$
\bar{x}			1	
x	1	1	1	1

$$\begin{aligned} \text{So, } C_0 &= \bar{x}y\bar{z} + x\bar{y}z + xy\bar{z} + xy\bar{z} \\ &= x(\bar{y}z + y\bar{z}) + yz(\bar{x} + x) \\ &= x(y \oplus z) + yz \\ &= z(x \oplus y) + xy(z + \bar{z}) = z(x \oplus y) + xy \end{aligned}$$




(Logic - Diagram)

Full - Adder using NAND Logic :-

$$x \oplus y = \overline{\overline{x} \cdot \overline{xy}} \cdot \overline{\overline{y} \cdot \overline{xy}} = P$$

$$\text{Now, } S = x \oplus y \oplus z = \overline{\overline{P} \cdot \overline{Pz}} \cdot \overline{\overline{z} \cdot \overline{Pz}}$$

$$\therefore C_0 = z(x \oplus y) + xy = \overline{\overline{z}(x \oplus y)} \cdot \overline{\overline{xy}}$$




Full - Adder using NOR logic :-

$$x \oplus y = P = \overline{(A+B)} + \overline{A} + \overline{B} = \overline{(x+y)} + \overline{x} + \overline{y}$$


$$\text{Now, } S = x \oplus y \oplus z = P \oplus z = \overline{\overline{P} + z} + \overline{\overline{P} + \overline{z}}$$

$$\therefore C_{out} = xy + z(x \oplus y) = \overline{\overline{x} + \overline{y}} + \overline{\overline{z} + \overline{x \oplus y}}$$



17. Explain Full-Subtractor using logic diagram & Realise it using NAND & NOR logic?


Sol:- It is a combinational logic circuit that performs subtraction of three bits & provide two outputs difference & borrow.



Inputs		<u>Difference</u>	<u>Borrow</u>	
A	B	<u>b_{in}</u>	<u>d</u>	<u>b_{out}</u>
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

$$\begin{aligned}
 \text{The difference, } d &= \bar{A}\bar{B}b_i + \bar{A}B\bar{b}_i + A\bar{B}\bar{b}_i + ABb_i \\
 &= b_i(A\bar{B} + \bar{A}\bar{B}) + \bar{b}_i(A\bar{B} + \bar{A}B) \\
 &= b_i(\bar{A} \oplus B) + \bar{b}_i(A \oplus B) = A \oplus B \oplus b_i
 \end{aligned}$$


$$\begin{aligned}
 \text{For the borrow, } b_{out} &= \bar{A}\bar{B}b_i + \bar{A}B\bar{b}_i + \bar{A}Bb_i + ABb_i \\
 &= \bar{A}B + b_i(\bar{A} \oplus B)
 \end{aligned}$$



FULL - Subtractor using NAND logic ;

$$d = A \oplus B \oplus b_i = \overline{(A \oplus B)} \cdot \overline{b_i} \cdot \overline{(A \oplus B) b_i}$$


$$\begin{aligned} b_{out} &= \overline{\bar{A}B + b_i(A \oplus B)} \\ &= \overline{\bar{A}B} + \overline{b_i(A \oplus B)} = \overline{\bar{A}B} \cdot \overline{b_i(A \oplus B)} \\ &= \overline{B(\bar{A} + \bar{B})} \cdot \overline{b_i} [\overline{b_i} + \overline{(A \oplus B)}] \\ &= \overline{B \cdot \bar{A}\bar{B}} \cdot \overline{b_i} [\overline{b_i} \cdot (A \oplus B)] \end{aligned}$$



FULL - Subtractor using NOR logic ;


$$\begin{aligned} d &= A \oplus B \oplus b_i \\ &= \overline{(A \oplus B) b_i} + \overline{(A \oplus B) \bar{b}_i} \\ &= \overline{[(A \oplus B) + (\overline{A \oplus B}) \cdot \bar{b}_i]} [\overline{b_i} + \overline{(A \oplus B) \bar{b}_i}] \\ &= \overline{(A \oplus B) + (A \oplus B) + b_i} + \overline{b_i + (A \oplus B) + b_i} \\ &= \overline{(A \oplus B) + (A \oplus B) + b_i} + \overline{b_i + (A \oplus B) + b_i} \end{aligned}$$

$$\begin{aligned} b_{out} &= \overline{\bar{A}B + b_i(A \oplus B)} \\ &= \overline{\bar{A}(A + B)} + \overline{(A \oplus B)} [\overline{(A \oplus B) + b_i}] \\ &= \overline{A + (A + B)} + \overline{(A \oplus B) + [(A \oplus B) + b_i]} \end{aligned}$$



18. What is multiplexer? Design an 8 to 1 line mux?


Sol:- Transmitting large number of informations using smaller number of lines is known as multiplexing. A mux is a combinational logic circuit that receives information from one memory of many input lines & direct these information to a single output lines. The input information that is connected to output line is controlled by a set of selection lines. A multiplexer with 2^n inputs require n selection lines. It is also known as many to one data selector.



Function Table


S_2	S_1	S_0	y
0	0	0	I_0
0	0	1	I_1
0	1	0	I_2
0	1	1	I_3
1	0	0	I_4
1	0	1	I_5
1	1	0	I_6
1	1	1	I_7

$$S_0, \quad y = I_0 \bar{S}_0 \bar{S}_1 \bar{S}_2 + I_1 S_0 \bar{S}_1 \bar{S}_2 + I_2 \bar{S}_0 S_1 \bar{S}_2 + I_3 S_0 S_1 \bar{S}_2 \\ + I_4 \bar{S}_0 \bar{S}_1 S_2 + I_5 S_0 \bar{S}_1 S_2 + I_6 \bar{S}_0 S_1 S_2 + I_7 S_0 S_1 S_2$$



19. Explain the working of A/D conversion?


Soln:- most of the information is processed by computer in analog form. So, it first convert into digital form. This process of converting analog voltages into an equivalent digital signal is known as analog to digital conversion & the device which performs this is called analog to digital converter or A/D converter.



A logic diagram for a successive approximation A/D converter is shown in above fig. It consists of successive approximation register (SAR), a comparator & a D/A converter.

The bits of D/A converter are enabled one by one starting from MSB one at a time. As each bit is enabled, the comparator produces an output indicating whether the analog input voltage is greater or less than the output of the D/A converter. If D/A converter output is greater than analog input, the bit in the register is RESET. If the output of D/A converter is less than analog input, the bit is retained in the register. The system starts this with MSB, then next significant bit & so on. This method is very fast & in some units conversion takes place in less than 250 ns/bit.

Initially SAR is in RESET condition & the o/p of D/A converter corresponds to zero analog input. On receiving a convert signal the system enters sequentially (starting from MSB) each bit input to the D/A converter to determine the relative weightage in comparison to the input.



(Timing Diagram of successive approximation of DAC). //

Q. Explain the working of D/A conversion?

Sol:- A digital signal can be converted into analog signal, when each bit is in the weighted code manner. A digital to analog conversion (D/A) is an important interface process for I/O operations.

A basic 4-bit resistor D/A converter is shown in fig. The resistances used has the values that represent the binary weights of the input bits of the digital code. The op-amp offers a very high impedance to load to the register network, & its inverting input looks like virtual ground. As a result the current through feedback resistance is sum of input currents of the output is proportional to the current through the RF. The inverting input to the op-amp is at 0V.

The resistors are multiples of R i.e. $2R, 4R, 8R$ corresponds to the binary weights $2^0, 2^1, 2^2$. If V_R is the reference voltage, then current in the feedback resistor when a state 1000 at digital output is given by,

$$\Rightarrow I = \frac{V_R}{R}$$

If the digital output is 1111, the current through the feedback resistance will be,


$$\Rightarrow I = V_R \left[\frac{1}{R} + \frac{1}{2R} + \frac{1}{4R} + \frac{1}{8R} \right]$$

$$= \frac{V_R}{R} \left[1 + \frac{1}{2} + \frac{1}{4} + \frac{1}{8} \right] = \frac{1.875 V_R}{R}$$


The output voltage V_o is given by,

$$V_o = -(-V_R) \left(\frac{R_F}{R} A_{N-1} + \frac{R_F}{2^1 R} A_{N-2} + \frac{R_F}{2^2 R} A_{N-3} + \dots + \frac{R_F}{2^{N-1} R} A_0 \right)$$

$$= \frac{R_F}{2^{N-1} R} (2^{N-1} v_{N-1} + 2^{N-2} v_{N-2} + \dots + 2^1 v_1 + 2^0 v_0)$$



The below fig. shows the block diagram of digital to analog converter. The input register is a parallel in-parallel out device & has a convert signal. When a convert signal is high, the binary data is clocked into the register where it is stored until a next convert signal is received. The voltage switches are integrated circuits containing a field effect transistor & they connect or disconnect giving V_R .




The operational amplifier is used to perform the following operations; (i) to convert the input current to a voltage (ii) to scale the voltage. The voltage gain of an OP-Amp is shown in below fig. When input voltage is E_{in} through resistance R_S is given by,

$$I = \frac{E_{in}}{R_S}$$

The voltage drop across R_F is;

$$E_0 = IR_F = \left(-\frac{E_{in}}{R_S}\right) \times R_F$$

The -ve sign indicates that the current through resistor R_F is in the opposite direction from the current through R_S .



$$\text{The voltage gain, } A_V = \frac{E_0}{E_{in}} = \left(-\frac{E_{in}}{R_S}\right) \times R_F \times \frac{1}{E_{in}}$$

$$\Rightarrow A_V = -\frac{R_F}{R_S}$$


Ques. 21. What is counter? Explain 4-bit Asynchronous up counter with timing diagram?

Sol:- A counter is a digital sub-system used in computer for counting of binary numbers. It consists of a group of flip-flops. To design an n-bit counter we need n flip-flops. A counter with n flip-flops counts 2^n states which is known as the modulus of the counter. The way the flip-flops are triggered by the clock in the counter, they are classified in two types:

1. Asynchronous counter.

2. Synchronous counter.

Depending on the counting sequence, counters are classified into various types; up counter, down counter & up-down counter.



(4-bit Asynchronous up counter)

(i) Q_0 - toggles when the clock changes from 1 to 0.

(ii) Q_1 - toggles when Q_0 changes from 1 to 0.

(iii) Q_2 - toggles when Q_1 changes from 1 to 0.

(iv) Q_3 - toggles when Q_2 changes from 1 to 0.

In this counter the flip-flops are triggered by the normal output of the previous flip-flops.

Clock pulse

	<u>Q_3</u>	<u>Q_2</u>	<u>Q_1</u>	<u>Q_0</u>
0	0	0	0	0
1	0	0	0	0
2	0	0	0	1
3	0	0	1	0
4	0	0	1	1
5	0	1	0	0
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
10	1	0	1	0
11	1	0	1	1
12	1	1	0	0
13	1	1	0	1
14	1	1	1	0
15	1	1	1	1

Timing - Diagram :

